IP Verification Engineer

AMD

Markham

Hybrid

CAD 90,000 - 130,000

Full time

8 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Hybrid work model
AMD benefits at a glance

Job summary

AMD in Markham, Ontario is seeking a Verification Engineer in the AECG Group to help deliver next-gen FPGA/ASIC designs. You will work with architecture, IP design, PD teams and product engineers to achieve first pass silicon success.

You will collaborate across sites/time zones, develop UVM-based testbenches, and build directed and random tests while optimizing verification flows. A strong foundation in modern IP architectures and scripting is essential.

Qualifications

  • Experience verifying IP-level ASICs.
  • Strong knowledge of Verilog/SystemVerilog and object oriented programming.
  • Expert in developing UVM-based verification frameworks and testbenches.
  • Scripting and automation of verification processes and flows.
  • Exposure to simulation profiles, efficiency improvements and accelerations.

Responsibilities

  • Collaborate with architects, hardware engineers, and firmware engineers to understand features to be verified.
  • Develop test plan documentation accounting for interactions with hardware, firmware and software drivers.
  • Code IP or SS level UVM-based testbenches, verification components, monitors, scoreboard and checkers.
  • Build directed and random verification tests.
  • Run regressions and debug test failures to ensure high design quality.

Skills

Verilog
SystemVerilog
UVM
Python
C/C++

Education

Bachelor's or Master's degree in computer engineering/Electrical Engineering

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believetechnology has the power to solve the world's most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMDis shapingthefuture.


Whetheryou're redesigning next-gen processors, enabling AI breakthroughs, orbringing leading edge products to market, every role at AMD contributes to something bigger- technology that moves the world forward.Join us and, together, we’ll advance your career.


As a verification engineer in the AECG Group, you will help bring to life cutting-edge FPGA, ASICs for variety of target customers.As a member of the front-end design/integration team, you will work closely with the architecture, IP design, PD teams, and product engineers to achieve first pass silicon success.


THE PERSON:

You have a passion for modern, complex IP architectures, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.


KEY RESPONSIBLITIES:


  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified

  • Develop test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases

  • Code IP or SS level UVM based testbenches, verification components - monitors, scoreboard, checkers

  • Build the directed and random verification tests

  • Run regressions, debug test failures towards ensuring high design functional, performance and implementation quality


PREFERRED EXPERIENCE:


  • IP level ASIC verification

  • Expert in Verilog, System Verilog, Object Oriented programming

  • Expert in developing UVM based verification frameworks and testbenches

  • Scripting and automation of verification processes and flows

  • Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process

  • Good Computer Architecture, systems knowledge

  • Comfortable in python / perl and editing / maintaining scripts

  • Exposure to leadership or mentorship is an asset

  • Experience working in a team environment through the ASIC Project lifecycle from Planning to Tape Out

  • Experience with PCIe, CXL, NVMe or ethernet protocols

  • Strong communication skills and the ability to work independently as well as in a cross-site team environment


ACADEMIC CREDENTIALS:


  • Bachelors or Masters degree in computer engineering/Electrical Engineering


#LI-EV1


#LI-HYBRID


Benefits offered are described: AMD benefits at a glance.


AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.


AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's \"Responsible AI Policy\" is available here.


This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

IP Verification Engineer
IP Verification Engineer

Advanced Micro Devices • Markham

Hybrid
CAD 110,000 - 150,000
ASIC Design Verification Engineer
ASIC Design Verification Engineer

Advanced Micro Devices • Ottawa

Hybrid
CAD 90,000 - 130,000
AMD benefits
IOMMU Verification Engineer
IOMMU Verification Engineer

AMD • Vancouver

On-site
CAD 110,000 - 160,000
Benefits at a glance
IOMMU Verification Engineer
IOMMU Verification Engineer

Advanced Micro Devices • Vancouver

Hybrid
CAD 120,000 - 170,000
Hybrid work model
Comprehensive benefits
Design Verification Engineer (1-Year Contract)
Design Verification Engineer (1-Year Contract)

Advanced Micro Devices • Ottawa

On-site
CAD 90,000 - 120,000
Verification Engineer
Verification Engineer

Advanced Micro Devices • Markham

Hybrid
CAD 90,000 - 140,000
ASIC Verification Engineer
ASIC Verification Engineer

AMD • Markham

On-site
CAD 110,000 - 140,000
Digital Design Verification Engineer
Digital Design Verification Engineer

Advanced Micro Devices • Markham

Hybrid
CAD 90,000 - 130,000
Design Verification Engineer (1-Year Contract)
Design Verification Engineer (1-Year Contract)

AMD • Ottawa

Hybrid
CAD 90,000 - 140,000
Hybrid work model
AMD benefits
Design Verification Engineer
Design Verification Engineer

Socket.dev • Markham

On-site
CAD 90,000 - 140,000