Firmware Engineering Manager: DDR/LPDDR & HBM IP

Synopsys, Inc.

Ottawa

On-site

CAD 140,000 - 210,000

Full time

11 days ago
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Synopsys Ottawa IP Group is seeking a Tech Lead/Engineering Manager to guide a 5-8 firmware engineers focused on training algorithms and control logic for DDR, LPDDR, and HBM memory interface PHYs. You will steer architecture discussions and customer deployments.

You will mentor engineers, collaborate with RTL and hardware teams, and engage with global customers up to 20% time. The role blends deep technical work with people leadership and requires strong C, RTL debugging, and a track record

Qualifications

  • Proven experience as a Tech Lead or Engineering Manager for embedded firmware teams.
  • Strong proficiency in C for embedded firmware in resource-constrained environments.
  • Hands-on experience with RTL waveform analysis and cross-domain debugging.
  • Excellent mentoring, communication, and stakeholder-facing skills.

Responsibilities

  • Lead a team of 5 to 8 firmware engineers on training algorithms and control logic.
  • Manage full project lifecycle for complex PHY firmware deliverables.
  • Spend up to 20% with global customers to clarify requirements.
  • Coach engineers across experience levels in embedded C, RTL, debugging.
  • Drive engineering standards for code quality, docs, testing.
  • Debug issues spanning firmware, RTL, and hardware interfaces.
  • Represent team in reviews and translate tradeoffs for stakeholders.

Skills

Embedded firmware
Team leadership
C programming
RTL debugging
Mentoring engineers
Communication
Hardware-software integration

Education

BSc, MS or PhD in Computer Science / Electronics Engineering

Tools

RTL waveform analysis

Job description

Synopsys Ottawa IP Group is seeking a Tech Lead/Engineering Manager to guide a 5-8 firmware engineers focused on training algorithms and control logic for DDR, LPDDR, and HBM memory interface PHYs. You will steer architecture discussions and customer deployments.

You will mentor engineers, collaborate with RTL and hardware teams, and engage with global customers up to 20% time. The role blends deep technical work with people leadership and requires strong C, RTL debugging, and a track record

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Firmware Engineering Lead: DDR/LPDDR & HBM PHYs
Firmware Engineering Lead: DDR/LPDDR & HBM PHYs

Synopsys Inc • Ottawa

On-site
CAD 150,000 - 210,000
Firmware Engineering Manager
Firmware Engineering Manager

Synopsys, Inc. • Ottawa

On-site
CAD 140,000 - 210,000
Firmware Engineering Manager
Firmware Engineering Manager

Synopsys Inc • Ottawa

On-site
CAD 150,000 - 210,000
Principal Firmware Engineer
Principal Firmware Engineer

Synopsys, Inc. • Ottawa

On-site
CAD 150,000 - 190,000
FPGA Firmware Design Engineer – DDR/LPDDR IP
FPGA Firmware Design Engineer – DDR/LPDDR IP

207 Altera Semiconductor Technology Canada ULC • Toronto

On-site
CAD 92,000 - 133,000
Principal Firmware Engineer
Principal Firmware Engineer

Synopsys Inc • Ottawa

On-site
CAD 120,000 - 160,000
Health benefits
Wellness program
Financial rewards
Memory Subsystem Verification Engineer
Memory Subsystem Verification Engineer

Qualcomm • Markham

On-site
CAD 146,000 - 215,000
Senior Validation Engineer: Memory PHY Bring-up & Analysis
Senior Validation Engineer: Memory PHY Bring-up & Analysis

Synopsys Inc • Ottawa

On-site
CAD 120,000 - 170,000
IP Firmware Design Engineer
IP Firmware Design Engineer

Altera • Toronto

On-site
CAD 92,000 - 133,000
IP Firmware Design Engineer
IP Firmware Design Engineer

Altera Corporation • Toronto

On-site
CAD 92,000 - 133,000