DV - Principal Digital Verification Engineer

Eliyan

Vancouver

On-site

CAD 120,000 - 160,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Excellent benefits
Collaborative work environment
Fun work environment

Job summary

Eliyan is seeking a Principal Digital Verification Engineer in Vancouver to lead verification methodologies for cutting-edge chiplet products. In this role, you will develop and execute verification plans, create SystemVerilog/UVM environments, and work closely with junior engineers. Candidates should have a B.S. in Electrical Engineering and over 15 years of experience in digital verification with strong expertise in UVM, automation, and coverage-driven methods. We offer a collaborative work environment and excellent benefits.

Qualifications

  • 15+ years of experience in digital verification.
  • Strong expertise in test environment and assertion coding.
  • Proven track record in a startup-like environment.

Responsibilities

  • Provide technical verification leadership to Eliyan products.
  • Develop and execute verification plans for connectivity IPs and Chiplets.
  • Create and maintain SystemVerilog/UVM-based verification environments.

Skills

UVM
SystemVerilog
Coverage-driven verification
Regression management
Scripting

Education

B.S. in Electrical Engineering or related field

Tools

Third-party tools for regression management and coverage analysis

Job description

Join the leading chiplet startup! As an Eliyan Principal Digital Verification Engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will be a key technical leader in developing state-of-the-art testbenches and unit/chip level test cases for best-in-class PHYs and Controllers. You will lead verification methodologies for Eliyan products. You will work with a cross-functional team of experts that operate from first principles, innovate and push the envelope to create high-volume and high-performance manufacturable products. We offer a fun work environment with excellent benefits.

Key Responsibilities
  • Provide technical verification leadership to Eliyan products and provide guidance to junior engineers.
  • Develop and execute verification plans for connectivity IPs and Chiplets.
  • Create and maintain SystemVerilog/UVM-based verification environments.
  • Write and debug SystemVerilog/UVM compliant test cases for block and chip level.
  • Maintain a regression environment for enabling design CI/CD pipelines.
  • Collaborate with design engineers to ensure design quality with continuous micro-architecture, test-plan, and coverage reviews.
  • Develop, maintain, and track various test plan items and progress towards RTL freeze.
  • Stay up to date with industry trends, emerging technologies and progress in standards’ bodies.
  • Ensure IP compliance with industry standard protocols.
  • Integration of third-party VIPs and coordinate feature/bug tracking requests.
  • Perform in the capacity of a technical leader for junior verification engineers.
  • Create, improve, maintain DPI-based firmware simulation environments.
  • Create, improve, maintain gate-level simulation environments for functional and power simulations.
  • Drive state-of-the-art verification methodologies for silicon verification including constraint-based random verification and coverage-driven verification.
  • Create microcontroller subsystem testbenches and verification plan.
  • Own end-to-end verification for the company products.
  • Automation of verification flows including automated regression flow.
Qualifications
  • B.S. in Electrical Engineering or related field with 15+ years of experience.
  • Strong expertise in UVM, test environment and assertion coding with SystemVerilog.
  • Strong expertise in coverage-driven verification.
  • Proficiency with third-party tools for regression management and coverage analysis.
  • Experience working on connectivity interfaces and protocols.
  • Knowledge of IO interface is a plus.
  • Strong bias for innovation across all aspects of digital verification including automation of mundane activities and methods for quality improvement.
  • Experience in verifying third-party mixed-signal IPs as well as integration of VIPs.
  • Proven track record in a startup-like environment.
  • Strong debugging skills.
  • Strong understanding of microcontroller architecture and related peripherals talking to microcontrollers.
  • Hands-on experience with at least one scripting language.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC Verification Engineer
Senior ASIC Verification Engineer

USA Tech Recruit • Ottawa

On-site
CAD 120,000 - 180,000
Principal Engineer -Design
Principal Engineer -Design

Microchip Technology Inc. • Saskatoon

On-site
CAD 150,000 - 210,000
Principal Engineer - Design
Principal Engineer - Design

Microchip Technology Inc. • Burnaby

On-site
CAD 122,000 - 265,000
Health benefits beginning day one
Retirement savings plans
Industry-leading IESPP program
Senior Chiplet Verification Engineer
Senior Chiplet Verification Engineer

European Recruitment BV • Ottawa

On-site
CAD 120,000 - 150,000
Validation Engineer
Validation Engineer

Net2Source (N2S) • Markham

On-site
CAD 80,000 - 100,000
Senior ASIC Verification Engineer – SystemVerilog / UVM / High-Speed I/O / SoC / Chipsets
Senior ASIC Verification Engineer – SystemVerilog / UVM / High-Speed I/O / SoC / Chipsets

USA Tech Recruit • Ottawa

On-site
CAD 120,000 - 180,000
Principal Digital Verification Engineer
Principal Digital Verification Engineer

Synopsys, Inc. • Ottawa

On-site
CAD 110,000 - 170,000
Health benefits
Total rewards package
Professional development opportunities
System design & Validation, Principal Engineer- 15024
System design & Validation, Principal Engineer- 15024

Synopsys Inc • Mississauga

On-site
CAD 100,000 - 130,000
Verification Engineer
Verification Engineer

Advanced Micro Devices • Markham

On-site
CAD 90,000 - 140,000
Principal Design Verification Engineer
Principal Design Verification Engineer

AMD • Markham

On-site
CAD 160,000 - 230,000