Design Verification Engineer — Memory Subsystem (Vancouver)

QUALCOMM, Inc.; Vancouver; On-site; CAD 108,000 - 158,000; Full time

Job summary

Qualcomm Canada ULC is seeking a motivated and experienced Design Verification Engineer to join its memory subsystem verification team. The role focuses on developing verification strategies for complex digital designs, including memory controllers, DDR/LPDDR/HBM interfaces, PHY‑related logic, and high‑performance memory subsystems.

Replacement Position. This role involves full verification lifecycle: plan development, UVM‑based testbenches, assertions, simulations, debugging failures, and

Qualifications

• Bachelor’s degree in Electrical/Computer Engineering or related field.
• 3–10 years of ASIC/SoC/IP design verification experience.
• Hands-on Verilog/SystemVerilog/UVM knowledge and assertions.
• Experience building reusable UVM testbenches and environments.

Responsibilities

• Develop verification strategies, test plans, and coverage plans for complex RTL designs.
• Build and maintain SystemVerilog/UVM environments and formal verification components.
• Create constrained-random, directed, and corner-case tests and write SV assertions.
• Verify memory-controller, PHY interfaces, and memory-subsystem functionality across modes.
• Analyze failures with waveforms, logs, and transaction databases; drive root-cause analysis.
• Collaborate with RTL, architecture, modeling, and validation teams to resolve issues.
• Support regression, triage failures, and report verification status.

Skills

Verilog

SystemVerilog

UVM

SystemVerilog Assertions

Education

Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field

Master’s degree in Science, Engineering, or related field (preferred)

PhD (optional)

Tools

Formal verification environments

Job description

Company

Qualcomm Canada ULC

Job Area

Engineering Group, Engineering Group > ASICS Engineering

General Summary

Qualcomm is seeking a motivated and experienced Design Verification Engineer to join its memory subsystem verification team. The successful candidate will be responsible for developing and executing comprehensive verification strategies for complex digital designs, including memory controllers, DDR/LPDDR/HBM and custom memory interfaces, PHY-related logic, and other high-performance memory subsystem components. Replacement Position

Role Overview

This role involves the complete verification lifecycle—from understanding design specifications and developing verification plans to creating UVM-based testbenches, developing assertions, executing simulations, debugging failures, and driving functional and code coverage closure.

Key Responsibilities

• Develop verification strategies, test plans, and coverage plans for complex RTL designs.
• Build, enhance, and maintain reusable SystemVerilog/UVM and formal verification environments.
• Develop and maintain UVM components, including:
  • Sequences and sequence libraries
  • Drivers and monitors
  • Scoreboards and reference models
  • Agents, environments, and test configurations
  • Functional coverage models
• Create and execute constrained-random, directed, error-injection, and corner‑case tests.
• Write and maintain SystemVerilog Assertions for protocol, interface, timing, and functional verification.
• Verify memory‑controller, PHY‑interface, and memory‑subsystem functionality across multiple operating modes.
• Analyze simulation failures using waveform viewers, simulation logs, transaction databases, and other debug tools.
• Perform root‑cause analysis of verification failures and collaborate with RTL, architecture, modeling, and integration teams to resolve issues.
• Review RTL, microarchitecture specifications, interface definitions, and design changes for functional correctness, completeness, and verifiability.
• Support regression execution, failure triage, failure classification, and verification status reporting.
• Drive functional, code, assertion, and coverage closure.
• Collaborate with cross‑functional teams, including architecture, design, physical design, firmware, modeling, and system validation teams.

Required Qualifications

• Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
• 3–10 years of experience in ASIC, SoC, IP, or subsystem design verification.
• Strong hands‑on experience with:
  • Verilog
  • SystemVerilog
  • UVM
  • SystemVerilog Assertions
• Experience developing and debugging reusable UVM‑based verification environments.
• Proficiency in developing UVM components such as sequences, drivers, monitors, scoreboards, agents, and functional coverage models.
• Experience with constrained‑random verification and coverage‑driven verification methodologies.
• Experience writing assertions for protocol compliance, temporal behavior, interface checking, and functional correctness.
• Strong understanding of digital design and verification fundamentals, including clocking, reset behavior, synchronous and asynchronous logic, and multi‑clock‑domain designs.
• Experience with simulation‑based verification, waveform analysis, regression execution, and failure debug.
• Strong analytical, problem‑solving, communication, and collaboration skills.

Preferred Qualifications

• Experience verifying LPDDR, DDR, DDR PHY, HBM, custom memory interfaces.
• Familiarity with JEDEC memory specifications and memory‑protocol requirements.
• Understanding of memory‑controller, memory‑subsystem, and PHY architecture.
• Familiarity with integrating and configuring industry‑standard verification IP.
• Experience working with commercial or internally developed memory models.
• Experience with power‑aware simulation using UPF.
• Knowledge of standard interfaces such as AXI, APB, AHB, DFI, or similar protocols.
• Experience with formal verification or assertion‑based verification methodologies.
• Experience verifying high‑performance, low‑power, or multi‑clock‑domain designs.
• Experience with performance verification, including bandwidth, latency, throughput, efficiency, QoS, and stress testing of memory subsystems.
• Familiarity with hardware/software co‑verification or system‑level validation.
• Experience with memory training, initialization, refresh, power‑management, frequency‑switching, calibration, or error‑handling scenarios.

Minimum Qualifications

• Bachelor’s degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
• Master’s degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
• PhD in Science, Engineering, or related field.

Applicants

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability‑[e-mail] or call Qualcomm's toll‑free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Pay range and Other Compensation & Benefits

$108,000.00 - $158,000.00
The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales‑incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.