ASICS Design Verification Engineer (Vancouver OR Markham)

Qualcomm

Vancouver

On-site

CAD 108,000 - 158,000

Full time

37 hours ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Qualcomm Canada ULC in Vancouver is seeking a verification engineer to own pre-silicon test planning for power IPs, develop testbenches with SystemVerilog-UVM, and advance coverage, assertions and formal verification.

You will build automation to raise verification efficiency, contribute to the full verification lifecycle, and collaborate with an experienced ASIC team to deliver robust, power-efficient designs.

Qualifications

  • Bachelor's degree in Science/Engineering; 2+ years in ASIC design/verification.
  • Experience with ASIC design verification tools, techniques, and methodology.
  • Familiarity with SystemVerilog-UVM and testbenches.
  • Ability to script/automate verification tasks (Perl or Python).

Responsibilities

  • Lead pre-silicon test planning for power IPs.
  • Develop testbenches using SystemVerilog-UVM; create coverage and assertions.
  • Engage in formal verification (property checking) and UPF verification.
  • Develop automation to improve verification efficiency.

Skills

SystemVerilog
Verilog
VHDL
C/C++ programming
Python/Perl scripting
UVM
Formal Verification
OOP concepts

Education

Bachelor's degree in Engineering/Science
Master's degree in CS/EE/CE
PhD in Science/Engineering

Job description

Company

Qualcomm Canada ULC

Job Area

Engineering Group, Engineering Group > ASICS Engineering

General Summary

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all.

New Position

The team is responsible for the complete verification lifecycle, from system-level concept to tape out and post-silicon support. The responsibility of the position involves comprehensive pre-silicon test planning for digital power IP's, its testbench development using the advanced verification methodology such as SystemVerilog-UVM, coverage development, assertion model development and formal verification (property checking). Learn and deploy power-aware UPF verification flow and methodology. Involve in developing automation to improve verification efficiency.

Qualifications
  • Bachelor's degree in Engineering, Science, or a closely related field
  • 2+ years of experience with ASIC design and verification tools, techniques, and methodology
Preferred Qualifications
  • Master's degree in Computer Science, Electrical Engineer, Computer Engineering, or a closely related field
  • 6+ years of experience with ASIC design and verification tools, techniques, and methodology
  • 6+ years of experience with digital design concepts and RTL languages such as SystemVerilog or Verilog, or VHDL.
  • 6+ years of experience with computer architecture fundamentals, Object-oriented programming concepts and C or C++ programming skills.
  • 6+ years of experience with developing block-level testbench environment using SystemVerilog
  • 6+ years of experience with verification methodologies through coursework or past experiences such as UVM or OVM and exposure to Assertion based Formal Verification
  • 6+ years of experience with scripting/automation skills using either Perl or python
  • Experience with AMBA Bus protocol (AXI/AHB/APB etc) is desirable (not mandatory)
  • Knowledge or experience with Assertion Based Formal Verification is desirable (not mandatory)
Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

OR

Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.

OR

PhD in Science, Engineering, or related field.

Applicants

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay Range And Other Compensation & Benefits

$108,000.00 - $158,000.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASICS Design Verification Engineer (Multiple Levels) - Vancouver OR Markham
ASICS Design Verification Engineer (Multiple Levels) - Vancouver OR Markham

Qualcomm • Markham

On-site
CAD 108,000 - 158,000
ASICS Design Verification Engineer (Vancouver OR Markham)
ASICS Design Verification Engineer (Vancouver OR Markham)

Qualcomm • Markham

On-site
CAD 108,000 - 158,000
Annual bonus
RSU grants
Comprehensive benefits
ASICS Design Verification Engineer (Vancouver OR Markham)
ASICS Design Verification Engineer (Vancouver OR Markham)

QUALCOMM, Inc. • Vancouver

On-site
CAD 108,000 - 158,000
ASICS Design Verification Engineer (Vancouver, Markham OR Remote)
ASICS Design Verification Engineer (Vancouver, Markham OR Remote)

QUALCOMM, Inc. • Vancouver

Remote
CAD 154,000 - 225,000
ASICS Design Verification Engineer (Multiple Levels) - Vancouver OR Markham
ASICS Design Verification Engineer (Multiple Levels) - Vancouver OR Markham

QUALCOMM, Inc. • Vancouver

On-site
CAD 108,000 - 158,000
ASICS Design Verification Engineer - Multiple levels
ASICS Design Verification Engineer - Multiple levels

QUALCOMM, Inc. • Vancouver

On-site
CAD 108,000 - 158,000
AICS Design Verification Engineer- Multiple levels
AICS Design Verification Engineer- Multiple levels

QUALCOMM, Inc. • Vancouver

On-site
CAD 108,000 - 158,000
Discretionary bonus program
RSU grants
Benefits package
SOC Design Engineer
SOC Design Engineer

Qualcomm • Toronto

On-site
CAD 181,000 - 251,000
SOC Design Engineer
SOC Design Engineer

Qualcomm • Vancouver

On-site
CAD 181,000 - 251,000
Staff Verification Engineer, Compute Subsystems
Staff Verification Engineer, Compute Subsystems

QUALCOMM, Inc. • Markham

On-site
CAD 130,000 - 180,000