ASIC Digital Design Verification, Sr Staff Engineer-18397

Synopsys Inc

Markham

On-site

CAD 90,000 - 130,000

Full time

10 hours ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Synopsys Inc. seeks an enthusiastic ASIC Digital Design Verification Engineer to verify Interface IP protocols and drive robust verification environments.

You will collaborate with design teams to identify and fix issues, develop comprehensive test plans, and mentor junior engineers in modern verification methodologies. As part of a dynamic team, you will apply SystemVerilog, UVM, and SVA to deliver high-quality IP solutions, documenting results and participating in reviews to ensure overall

Qualifications

  • Experience in ASIC digital verification with Interface IP protocols.
  • Develop testbenches using SystemVerilog and UVM.
  • Mentor junior verification engineers and share best practices.

Responsibilities

  • Designing and implementing verification environments for Interface IP protocols to ensure correctness.
  • Collaborating with design and architecture teams to identify and fix bugs.
  • Performing test plans, functional coverage analysis, and driving coverage closure for complex IP.
  • Mentoring junior verification engineers in verification methodologies and best practices.
  • Conducting design and verification reviews and providing constructive feedback to improve quality.
  • Documenting design specifications, test plans, and verification reports.
  • Proficiency in System Verilog, UVM, SVA, and related verification techniques.
  • Strong understanding of digital design and verification concepts.
  • Excellent problem-solving and communication skills.

Skills

ASIC Digital Verification
Interface IP Protocols
Strong communication
Mentoring

Education

Bachelor's degree in Electrical Engineering or Computer Science

Tools

SystemVerilog
UVM
SVA
Python
Perl

Job description

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

An enthusiastic and detail-oriented ASIC Digital Design Verification Engineer with a passion for cutting-edge technology and a penchant for solving complex problems. You thrive in a collaborative environment and are adept at translating high-level requirements into robust and efficient designs. Your expertise, coupled with your strong understanding of digital design and verification methodologies, makes you an invaluable asset to any project. You have a deep understanding of verification methodologies and are proficient in using advanced verification tools and techniques. Your expertise allows you to work independently, taking on complex challenges, and delivering innovative solutions. You are proactive, with excellent communication skills that enable you to work effectively with cross-functional teams. Your ability to adapt quickly to new challenges and technologies ensures that you remain at the forefront of industry advancements.

What You’ll Be Doing:
  • Designing and implementing verification environments to ensure the correctness of Interface IP protocols.
  • Collaborating with design and architecture teams to identify and fix bugs.
  • Performing all task related to verifying a complex digital IP including detailed test plans, functional coverage analysis and driving coverage closure.
  • Mentoring and guiding junior verification engineers in best practices and methodologies.
  • Conducting design and verification reviews and providing constructive feedback to improve overall quality and functionality.
  • Documenting design specifications, test plans, and verification reports.
  • Proficiency in System Verilog, UVM, SVA, and other verification techniques.
  • Strong understanding of digital design and verification concepts.
  • Excellent problem-solving skills and attention to detail.
What You’ll Need:
  • Extensive experience in ASIC digital verification, specifically with Interface IP protocols, such as UALink, Ethernet, PCIe, CXL, DDR.
  • Proficiency in digital design and verification methodologies.
  • Experience with developing testbenches using System Verilog and UVM.
  • Expertise in using advanced verification techniques.
  • Familiarity with scripting languages such as Python or Perl for automation.
The Impact You Will Have:
  • Ensuring the delivery of high-quality, reliable ASIC designs that meet customer specifications.
  • Enhancing the robustness and efficiency of our verification processes and methodologies.
  • Contributing to the successful launch of Interface IP products, impacting various industries.
  • Driving innovation and excellence within the verification team.
  • Improving the overall performance and functionality of Synopsys' IP offerings.
  • Fostering a culture of continuous improvement and technical excellence.
Who You Are:
  • Detail-oriented with a strong analytical mindset.
  • Excellent communicator, able to convey complex technical concepts clearly.
  • Collaborative team player who thrives in a dynamic environment.
  • Proactive and self-motivated, with a commitment to continuous learning.
  • A results-driven professional committed to delivering high-quality work.
  • Mentor and leader, capable of guiding and developing junior engineers.
The Team You’ll Be A Part Of:

You will be part of a highly skilled and motivated verification team focused on delivering cutting-edge Interface IP solutions. The team is dedicated to maintaining the highest standards of quality and performance, working collaboratively to tackle complex verification challenges. You will have the opportunity to work alongside industry experts and contribute to the development of next-generation technologies.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Digital Design Verification, Sr Staff Engineer-18397
ASIC Digital Design Verification, Sr Staff Engineer-18397

Synopsys, Inc. • Markham

On-site
CAD 100,000 - 160,000
Senior ASIC Verification Engineer - Interface IP & UVM Lead
Senior ASIC Verification Engineer - Interface IP & UVM Lead

Synopsys Inc • Markham

On-site
CAD 90,000 - 130,000
System design & Validation, Principal Engineer- 15024
System design & Validation, Principal Engineer- 15024

Synopsys Inc • Mississauga

On-site
CAD 100,000 - 130,000
ASIC Digital Design, Architect
ASIC Digital Design, Architect

Synopsys Inc • Markham

Hybrid
CAD 140,000 - 210,000
ASIC Digital Design, Architect
ASIC Digital Design, Architect

Synopsys • Markham

Hybrid
CAD 120,000 - 180,000
Lead ASIC Verification Engineer: Digital IP & UVM Expert
Lead ASIC Verification Engineer: Digital IP & UVM Expert

Synopsys, Inc. • Markham

On-site
CAD 100,000 - 160,000
Senior Verification Manager, SERDES PHY
Senior Verification Manager, SERDES PHY

Synopsys Inc • Mississauga

On-site
CAD 120,000 - 150,000
Comprehensive health benefits
Financial benefits package
Wellness programs
ASIC Physical Design, Sr Staff Engineer - 16724
ASIC Physical Design, Sr Staff Engineer - 16724

Synopsys, Inc. • Ottawa

On-site
CAD 140,000 - 190,000
Verification Engineer I
Verification Engineer I

KellyOCG • Toronto

On-site
CAD 90,000 - 130,000
ASIC Physical Design, Sr Staff Engineer - 16724
ASIC Physical Design, Sr Staff Engineer - 16724

Synopsys Inc • Ottawa

On-site
CAD 120,000 - 180,000