Analog Layout Engineer (FinFET technology)

Capgemini

Fundão

Híbrido

BRL 180 000 - 300 000

Tempo integral

14 dias+
Gerador de candidaturas

Destaca-te para esta função — gera um currículo e uma carta de apresentação personalizados em cerca de um minuto.

Ultrapassa os filtros ATS

Vantagens oferecidas por esta oferta de emprego

Hybrid work
Health and life insurance
Referral program with bonuses
Training & certifications

Resumo da oferta

Capgemini Engineering seeks an experienced Analog Layout Engineer specialized in FinFET technologies. You will design and optimize analog layouts for high-performance circuits, ensuring DRC/LVS compliance and reliability through EM/IR analysis and parasitic management.

Collaboration with circuit designers is essential to maximize yield and performance. Hybrid work is offered and growth opportunities with training and certifications are highlighted in the package.

Qualificações

  • 5+ years hands-on FinFET analog layout experience.
  • Experience with FinFET nodes and layout sign-off.
  • Strong knowledge of LDE effects and mitigation.
  • Familiarity with DRC/LVS closure and verification methodologies.

Responsabilidades

  • Develop analog layouts for circuits such as amplifiers, references, bias blocks and data converters in FinFET nodes.
  • Apply best practices for DRC/LVS closure and efficient debugging.
  • Perform EM/IR analysis and implement layout changes to meet reliability targets.
  • Address parasitic effects through routing, shielding, and post-extraction corrections.
  • Implement matching techniques (common-centroid, interdigitation, dummy devices) for precision circuits.
  • Collaborate with circuit designers to optimize layout for performance and yield.
  • Ensure compliance with color-aware routing and multi-patterning constraints (SADP/SAQP).

Conhecimentos

FinFET layout design
Analog IP development
LDE effects mitigation
EM/IR verification
Parasitic extraction familiarity
Automation with SKILL or Python
Color-aware routing & multi-patterning
Team collaboration

Ferramentas

Cadence Virtuoso
Calibre
PVS

Descrição da oferta de emprego

CAPGEMINI ENGINEERINGAt Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and engineering services across all industries. Join us for a career full of opportunities. Where you can make a difference. Where no two days are the same.YOUR ROLEWe are seeking an experienced Analog Layout Engineer with strong expertise in FinFET technology. The candidate will design and implement analog layouts for advanced nodes, ensuring compliance with design rules and optimizing for performance, reliability, and manufacturability.Key responsabilities:Develop analog layouts for circuits such as amplifiers, references, bias blocks and data converters in FinFET nodesApply best practices for DRC/LVS closure, including advanced tips and tricks for efficient debuggingPerform EM/IR analysis and implement layout changes to meet reliability targetsAddress parasitic effects through careful routing, shielding, and post-extraction correctionsImplement matching techniques (common-centroid, interdigitation, dummy devices) for precision circuitsCollaborate with circuit designers to optimize layout for performance and yield.Ensure compliance with color-aware routing and multi-patterning constraints (SADP/SAQP)YOUR PROFILEMinimum 5 years of hands-on experience in FinFET layout design for Analog IP developmentStrong knowledge of LDE effects (WPE, STI, LOD) and mitigation strategiesProficiency in industry-standard EDA tools (Cadence Virtuoso, Calibre, PVS)Familiarity with parasitic extraction flows and correlation techniquesUnderstanding of reliability mechanisms (BTI, HCI) and guard-banding in layoutExperience with advanced-node design rules and color-aware layoutKnowledge of EM/IR verification methodologies and sign-off flowsAbility to automate layout tasks using SKILL or Python scriptsWHAT YOU’LL LOVE ABOUT WORKING HEREJoin a multicultural and inclusive team environment.Enjoy a supportive atmosphere promoting work life balance.Hybrid work.Your career growth is central to our mission. Our array of career growth programs and diverse professionals are crafted to support you in exploring a world of opportunities.Access valuable training and certifications in cutting edge technologies.Engage in exciting national and international projects.Health and life insurance.Referral program with bonuses for talent recommendations.Great office locations.ABOUT CAPGEMINICapgemini is an AI-powered global business and technology transformation partner, delivering tangible business value. We imagine the future of organizations and make it real with AI, technology and people. With our strong heritage of nearly 60 years, we are a responsible and diverse group of 420,000 team members in more than 50 countries. We deliver end-to-end services and solutions with our deep industry expertise and strong partner ecosystem, leveraging our capabilities across strategy, technology, design, engineering and business operations.
Obtém a tua avaliação gratuita e confidencial do currículo.
ou arrasta e larga o ficheiro aqui.
Similar jobs

Ofertas semelhantes que vale a pena comparar

RF Analog Layout Engineer (FinFET Technology)
RF Analog Layout Engineer (FinFET Technology)

Capgemini • Fundão

Híbrido
BRL 120 000 - 180 000
Hybrid work
Health and life insurance
Referral program with bonuses
+1
RTL Engineer
RTL Engineer

Capgemini • Fundão

Presencial
BRL 167 000 - 234 000
Health and life insurance
Hybrid work model
Training & certifications
Senior Data Center Network Engineer (Switching & Perimeter Security)
Senior Data Center Network Engineer (Switching & Perimeter Security)

Capgemini • Colombo

Híbrido
BRL 120 000 - 240 000
Hybrid work
Training & certifications
Health and life insurance
+2
Application Engineer II: Analog IC Design and Simulation
Application Engineer II: Analog IC Design and Simulation

Cadence Design Systems • Belo Horizonte

Presencial
BRL 120 000 - 180 000
Competitive benefits
Application Engineer II: Analog IC Design and Simulation
Application Engineer II: Analog IC Design and Simulation

Cadence • Belo Horizonte

Presencial
BRL 120 000 - 180 000
Competitive benefits
E2E RAN Planning Engineer
E2E RAN Planning Engineer

Capgemini • Fundão

Híbrido
BRL 180 000 - 260 000
Health and life insurance
Referral program with bonuses
Hybrid work model
+1
Senior Cloud Architect
Senior Cloud Architect

Capgemini • Fundão

Híbrido
BRL 240 000 - 420 000
Hybrid work
Health and life insurance
Referral program with bonuses
+3
C++ Embedded Software Engineer
C++ Embedded Software Engineer

Capgemini • Fundão

Híbrido
BRL 80 000 - 120 000
Hybrid work
Health and life insurance
Referral program with bonuses for tal­
+1
Cloud-Native Software Engineer
Cloud-Native Software Engineer

Capgemini • Região Geográfica Imediata de Curitiba

Híbrido
BRL 150 000 - 210 000
Health and life insurance
Hybrid work
Career growth programs
+4
Application Engineer II: Physical Design - Synthesis and Digital Implementation
Application Engineer II: Physical Design - Synthesis and Digital Implementation

Cadence • Belo Horizonte

Presencial
BRL 120 000 - 180 000
Competitive benefits