Ultra-Low Latency FPGA Engineer for Trading Tech

GQR

Sydney

On-site

AUD 100,000 - 140,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

A leading trading firm in Sydney is seeking a Head of Electronic Trading Technology with expertise in FPGA engineering to develop cutting-edge systems. You will work on ultra-low latency solutions and collaborate with cross-functional teams to boost trading performance. The ideal candidate will have a minimum of 2 years of FPGA design experience and a Bachelor's Degree in a related field. Financial experience is not required.

Qualifications

  • Minimum 2 years experience in FPGA design lifecycle.
  • Strong knowledge of RTL coding and system integration.
  • Adaptable and team-oriented with problem-solving skills.

Responsibilities

  • Develop high performance FPGA systems in RTL designs.
  • Design ultra low latency, high throughput trading systems.
  • Evaluate latency and throughput while providing feedback.

Skills

FPGA design lifecycle
Verilog
System Verilog
VHDL
Linux environment
Problem solving

Education

Bachelor's Degree in Computer Engineering

Tools

XILINX FPGA design flow
ALTERA FPGA design flow

Job description

A leading trading firm in Sydney is seeking a Head of Electronic Trading Technology with expertise in FPGA engineering to develop cutting-edge systems. You will work on ultra-low latency solutions and collaborate with cross-functional teams to boost trading performance. The ideal candidate will have a minimum of 2 years of FPGA design experience and a Bachelor's Degree in a related field. Financial experience is not required.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Hybrid FPGA Engineer – Low-Latency Trading Tech
Hybrid FPGA Engineer – Low-Latency Trading Tech

VivCourt Trading • Sydney

Hybrid
AUD 150,000 - 190,000
Hybrid model
Ownership & autonomy
Flat structure
Ultra-Low Latency FPGA Engineer for Trading Systems
Ultra-Low Latency FPGA Engineer for Trading Systems

Tradermath • Sydney

On-site
AUD 120,000 - 170,000
FPGA Engineer
FPGA Engineer

GQR • Sydney

On-site
AUD 100,000 - 140,000
Hybrid FPGA Engineer — Low-Latency Trading Systems
Hybrid FPGA Engineer — Low-Latency Trading Systems

Open Roles at VivCourt • Sydney

Hybrid
AUD 120,000 - 170,000
Hybrid model
Ownership
Autonomy
+1
Low-Latency Performance Engineer for HFT Systems
Low-Latency Performance Engineer for HFT Systems

Westbury Partners • Sydney

On-site
AUD 120,000 - 180,000
FPGA Engineer — Ultra-Low Latency Trading
FPGA Engineer — Ultra-Low Latency Trading

IMC • Sydney

On-site
AUD 120,000 - 180,000
Latency-Driven FPGA Developer Intern
Latency-Driven FPGA Developer Intern

SANITI - Student Association of Nelson-Marlborough Institute of Technology Inc • Sydney

Hybrid
AUD 33,000 - 42,000
Remuneration package
Flights & accommodation
Training & mentorship
+2
Senior Low-Latency Trading Systems Engineer
Senior Low-Latency Trading Systems Engineer

Hyphen Connect • Darwin

On-site
AUD 180,000 - 240,000
Low-Latency Trading DevOps Engineer (Sydney)
Low-Latency Trading DevOps Engineer (Sydney)

Tribus • Sydney

On-site
AUD 350,000 - 500,000
Hybrid Low-Latency Trading Systems Engineer
Hybrid Low-Latency Trading Systems Engineer

ASX Limited • Australia

Hybrid
AUD 150,000 - 190,000
Top locations