Synthesis or Formal Verification Developer at YosysHQ

YosysHQ

Wien

On-site

Vertraulich

Part time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

A leading EDA software company in Austria is seeking a skilled individual for contributions in formal verification and synthesis. This remote role offers flexibility and a flat pay structure of €6000/month for full-time work. Candidates should be comfortable with C++ or Rust and have experience in RTL hardware design or verification. Interested individuals are encouraged to apply with their CV and a cover letter detailing their relevant experience.

Qualifications

  • Comfortable with C++ or Rust, willing to learn the others.
  • Familiar with hardware model checking implementation.
  • Experience in verification or formal methods.

Responsibilities

  • Contribute to formal verification or synthesis areas.
  • Take responsibility for assigned tasks and work independently.

Skills

C++
Rust
Python
RTL hardware design
Experience with verification

Job description

You might know YosysHQ from our many Open Source EDA Projects. We are the maintainers of Yosys and the accompanying Open Source EDA ecosystem. Our team is pushing the boundaries of EDA in interesting and unexpected ways, and making these tools and methodologies available for professionals, hobbyists and academics alike.

We offer off-the-shelf software packages that seamlessly integrate our tools in industry design environments and provide support and training for users of our software packages. We also offer custom development of individual features and entire flows based on our software components, and support and training for developers working on custom projects based on our Open Source work.

We are around 12 people, with two main focus areas: synthesis and formal verification. If you can contribute to either of these areas, we welcome your application.

Tasks

For the formal verification area:

  • Our tools use C++, Rust, and Python. You should already be comfortable with either C++ or Rust, and willing to learn the others.
  • Ideally, you would be familiar with the implementation side of hardware model checking.
  • Alternatively, we think you would be able to succeed if you have a background in the general area of verification or formal methods (such as SAT/SMT solving, automated/interactive theorem proving, programming language theory or automata theory), and have had a little bit of contact with RTL hardware design.

For the synthesis area:

  • You should be comfortable with C++.
  • You should have some experience with RTL hardware design (ideally for ASIC).
  • Any of the following experiences would likely transfer to this job:
  • Building software for engineering or science applications
  • Implementing a practical application based on an algorithm in the scientific literature
  • Working on a compiler

As we are a small and busy team, we have limited resources for training. To succeed in this role you will need to have some experience in getting familiar with a large-ish pre-existing project. You’ll need to be comfortable taking responsibility for assigned tasks, working through them independently, and addressing challenges without needing extensive supervision.

Requirements

Important Notes

This is a flexible remote role which could be part time (1-5 days per week).

You would be working as an independent contractor/freelancer for an Austrian company, from wherever you are. Our team meetings usually take place between 3pm and 6pm Vienna time (CET/CEST), otherwise you can choose to work whenever you want.

YosysHQ has a flat pay hierarchy, where everyone earns the same rate: currently 6000€/month for full time contract work. As such, the only parameter that can be negotiated is the days per week.

As YosysHQ works with US government contractors, you must not be living in a country subject to sanctions or export restrictions, or banned from performing work for the US government for other reasons.

How to Apply:

Even if your background doesn’t perfectly align with these areas, we’re always interested in hearing from passionate and skilled individuals. If you’re intrigued by the work we do, please send us your CV and a brief cover letter detailing how your past experience translates to the work we do.

We’re especially excited to hear from candidates who have interacted with or contributed to our open-source tools—though this is not a requirement. Show us your potential, and let’s explore how you can make an impact!

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Chief Operating Officer (COO)
Chief Operating Officer (COO)

YosysHQ • Wien

On-site
Confidential
Remote Synthesis/Formal Verification Engineer (Contract)
Remote Synthesis/Formal Verification Engineer (Contract)

YosysHQ • Wien

Remote
Confidential
Embedded Software Engineer (FPGA)
Embedded Software Engineer (FPGA)

DL Remote • Wien

On-site
EUR 90,000 - 100,000
Hybrid remote work
Vienna office access
Competitive salary
Senior AMS Verification Engineer
Senior AMS Verification Engineer

IC Resources • Salzburg

Hybrid
EUR 60,000 - 90,000
Senior R&D Service Engineer: IC Design Flow (all genders)
Senior R&D Service Engineer: IC Design Flow (all genders)

Silicon Austria Labs GmbH • Linz

On-site
EUR 55,800 - 68,200
Relocation support
Training opportunities
Work-life balance
+2
Senior R&D Service Engineer: IC Design Flow (all genders)
Senior R&D Service Engineer: IC Design Flow (all genders)

Silicon Austria Labs (SAL) • Linz

On-site
EUR 56,000 - 68,000
Relocation support
Career development
Family-friendly culture
+2
Software Engineer C/C++
Software Engineer C/C++

Oregano Systems • Wien

Hybrid
EUR 39,000 - 68,000
Hardware Development, 80-100% (f/m/x)
Hardware Development, 80-100% (f/m/x)

Omicron-Electronics • Salzburg

Hybrid
EUR 70,000 - 95,000
Flexible work arrangements
Gym and wellness
Team events
+1
(Senior) Staff PDK Development Engineer (d/m/f)
(Senior) Staff PDK Development Engineer (d/m/f)

ams OSRAM • Premstätten

On-site
EUR 75,000 - 110,000
Competitive salaries
Equal Employment Opportunity Employer
HEAD OF RISC-V ENGINEERING (f/m/d)
HEAD OF RISC-V ENGINEERING (f/m/d)

CISC Semiconductor GmbH • Klagenfurt am Wörthersee

On-site
EUR 120,000 - 170,000
Flexible working hours