Wireless SoC Design Engineer

Apple Inc.

San Diego (CA)

On-site

USD 120,000 - 180,000

Full time

3 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Apple Inc. is seeking a wireless SoC design engineer to develop CPU-based subsystems for high-performance, energy-efficient wireless chips. You will collaborate with SoC architects, IP developers, and platform teams to meet power, performance, and area goals for Apple devices.

The role focuses on hardware/software/power partitioning discussions and integrating industry-standard IPs into SoCs, with a high-visibility position in ASIC design and a direct impact on product launches.

Qualifications

  • Bachelor's degree required.
  • Familiarity with ASIC design flow.
  • Knowledge of digital design, SoC architecture, and HDL languages like Verilog.

Responsibilities

  • Write micro-architecture and design specifications.
  • Code design in SystemVerilog following guidelines, RTL development.
  • Integrate IP blocks and optimize memories and macros.
  • Support verification at multiple levels.
  • Check designs with LINT, CDC, RDC.
  • Analyze and optimize area, timing, and power.
  • Collaborate with multi-disciplinary groups to ensure timely, high-quality delivery.

Skills

ASIC design flow
Digital design
SoC architecture
Verilog
SystemVerilog
Power/low-power design
Cross-functional collaboration

Education

Bachelor's degree in EE or related
Master of Science in Electrical Engineering

Tools

EDA tools

Job description

Summary

Come and join Apple’s growing wireless silicon development team. Our wireless SoC organization is responsible for all aspects of wireless silicon development, emphasizing highly energy-efficient design and new technologies that transform the user experience at the product level. All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. If you enjoy a fast-paced and challenging environment, collaborate with people across different functional areas, and thrive during crisis times,

Description

In this role you will work on a small team designing CPU-based subsystems for high performance, low power wireless SoCs. As a member of the team, you will work closely with SoC architects and IP developers to develop SoCs that meet the power, performance, and area goals for Apple devices, with a particular focus on low power metrics. You will engage in hardware/software/power partitioning discussions alongside software, firmware, and platform engineering teams. You will integrate industry standard and custom hardware IPs into SoCs. This is a highly visible role, where you will be at the center of the ASIC design efforts, collaborating with all fields, with a critical impact in getting leading-edge products launched to delight millions of customers.

Key Responsibilities
  • Writing micro-architecture and design specifications.
  • Coding design in SystemVerilog following established design guidelines, owning all aspects of RTL development design.
  • Integrate IP blocks and optimize memories/hard macros required for the block.
  • Supporting verification efforts at multiple levels.
  • Checking your design with industry standard static tools such as LINT, CDC, RDC.
  • Analyzing and optimizing area, timing, and power.
  • Collaborate with multi-disciplinary groups to make sure designs are delivered on time and with the highest quality by incorporating proper checks at every stage of the design process.
Minimum Qualifications
  • Minimum requirement of a bachelors degree.
  • Familiarity with the ASIC design flow.
  • Knowledge of digital design, SoC architecture, and HDL languages like Verilog.
Preferred Qualifications
  • MSEE with some years of industry experienceShown experience writing micro-architecture specifications and converting them to designExposure to design methodologies and industry standard EDA tools.
  • Experience with AXI/AHB bus fabric and processor sub-systems.
  • Understanding of UPF and low-power design & implementation techniques.
  • Self-starter and willingness to learn.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Wireless SoC Design Engineer
Wireless SoC Design Engineer

Apple Inc. • Irvine (CA)

On-site
USD 123,000 - 214,000
Wireless SoC Design Engineer
Wireless SoC Design Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 129,000 - 225,000
Health coverage
Retirement benefits
Discounts & services
+2
Wireless SoC Design Engineer
Wireless SoC Design Engineer

Apple • San Diego (CA)

On-site
USD 171,600 - 302,200
Comprehensive medical coverage
Retirement benefits
Discounted products
Wireless SoC Design Engineer
Wireless SoC Design Engineer

Apple Inc. • Waltham (MA)

On-site
USD 166,000 - 292,000
Medical and dental coverage
Retirement benefits
Discounted products and free services
+2
Wireless RTL Design Engineer
Wireless RTL Design Engineer

Apple Inc. • Irvine (CA)

On-site
USD 180,000 - 240,000
Wireless RTL Design Engineer
Wireless RTL Design Engineer

Apple • Sunnyvale (CA)

On-site
USD 150,000 - 230,000
Low-Power Wireless SoC Design Engineer
Low-Power Wireless SoC Design Engineer

Apple Inc. • San Diego (CA)

On-site
USD 120,000 - 180,000
Wireless MAC Design Engineer
Wireless MAC Design Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 184,700 - 324,800
Wireless SoC Design Engineer – High-Impact, Low-Power
Wireless SoC Design Engineer – High-Impact, Low-Power

Apple Inc. • Waltham (MA)

On-site
USD 166,000 - 292,000
Medical and dental coverage
Retirement benefits
Discounted products and free services
+2
Low-Power Wireless SoC Engineer
Low-Power Wireless SoC Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 129,000 - 225,000
Health coverage
Retirement benefits
Discounts & services
+2