VLSI CAD Timing Intern, Applied AI - Summer 2027

NVIDIA Corporation

Santa Clara (CA)

On-site

USD 28,000 - 129,000

Full time

5 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Intern benefits

Job summary

NVIDIA in Santa Clara, CA offers an internship focused on static timing analysis and ASIC flows for graduate students. You will learn and support STA workflows, automate timing constraints, and analyze design data across corners with CAD and physical design teams.

The role emphasizes scripting, data analysis, and applying AI ideas to timing challenges. The program targets Master’s or PhD candidates in EE/CE/CS, with exposure to TCL and Python.

Qualifications

  • Pursuing Master’s or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • Coursework or academic knowledge in VLSI/ASIC design, digital circuits, or computer architecture.
  • Exposure to agentic AI in back-end VLSI tasks (e.g., floorplanning, timing closure, or physical verification).
  • Familiarity with static timing analysis basics and digital design flows.
  • Proficient in scripting or programming (Python preferred).

Responsibilities

  • Learn and support static timing analysis (STA) flows using PrimeTime and Tempus for advanced ASIC designs.
  • Help develop and automate timing, constraints, and QoR validation flows using scripting and data-driven methods.
  • Assist with analyzing timing reports, constraints, and design data across corners and modes to improve closure predictability.
  • Collaborate with CAD, physical design, and methodology engineers on timing sign-off strategies and best practices.
  • Contribute to early AI- or analytics-assisted approaches for timing analysis, constraint checking, or flow optimization.
  • Explore how physical effects (e.g., IR drop, crosstalk, aging, thermal impact) influence timing and design decisions.

Skills

Academic research
Data analysis
Scripting familiarity

Education

Master’s or PhD in Electrical Engineering, Computer Engineering, or Computer Science

Tools

Python
TCL
EDA tools familiarity

Job description

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to resolve, that only we can seek, and that matter to the world. This is our life’s work, to amplify human inventiveness and intelligence.

What You’ll Be Doing:
  • Learn and support static timing analysis (STA) flows using industry tools like PrimeTime and Tempus for advanced ASIC designs.
  • Help develop and automate timing, constraints, and QoR validation flows using scripting and data-driven methods.
  • Assist with analyzing timing reports, constraints, and design data across corners and modes to improve closure predictability.
  • Collaborate with CAD, physical design, and methodology engineers on timing sign-off strategies and best practices.
  • Contribute to early AI- or analytics-assisted approaches for timing analysis, constraint checking, or flow optimization.
  • Explore how physical effects (e.g., IR drop, crosstalk, aging, thermal impact) influence timing and design decisions.
What we need to see:
  • Currently pursuing a Master’s or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • Coursework or academic knowledge in VLSI/ASIC design, digital circuits, or computer architecture.
  • Exposure to applying agentic AI to back-end VLSI tasks (e.g., floorplanning, timing closure, or physical verification).
  • Familiarity with the basics of static timing analysis, constraints, or digital design flows.
  • Knowledge in scripting or programming (Python preferred).
  • Comfort working with data, reports, and technical problem-solving in complex systems.
Ways to stand out from the crowd:
  • Academic projects, research, or internships related to VLSI, physical design, STA, or EDA tools.
  • Exposure to TCL.
  • Exposure to machine learning, data analysis, or AI concepts applied to engineering problems.
  • Experience automating workflows, analyzing large datasets, or contributing to technical tools or open-source projects.

NVIDIA is widely considered one of the technology world’s most desirable employers. We employ some of the most forward-thinking and talented people in the world. Are you passionate about joining our life work to amplify human creativity and intelligence? If you are creative, collaborative, and have a real passion for design methodology and automation, we want to hear from you.

Our internship hourly rates are a standard pay based on the position, your location, year in school, degree, and experience. The expected hourly rate for this position is 20 USD – 94 USD.

You will also be eligible for Intern benefits.

Applications for this job will be accepted at least until November 3, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

VLSI CAD Timing Intern, Applied AI - Summer 2027
VLSI CAD Timing Intern, Applied AI - Summer 2027

2100 NVIDIA USA • Santa Clara (CA)

On-site
USD 28,000 - 129,000
Intern benefits
Competitive hourly rate
VLSI CAD Timing Intern - Applied AI
VLSI CAD Timing Intern - Applied AI

NVIDIA • Santa Clara (CA)

On-site
USD 28,000 - 98,000
VLSI CAD Timing Intern, Applied AI - Summer 2027
VLSI CAD Timing Intern, Applied AI - Summer 2027

NVIDIA • United States

On-site
USD 28,000 - 98,000
PhD Research Intern, AI Accelerator Design and VLSI - 2027
PhD Research Intern, AI Accelerator Design and VLSI - 2027

NVIDIA • United States

On-site
USD 52,000 - 129,000
Intern benefits
Senior ASIC Timing Engineer
Senior ASIC Timing Engineer

NVIDIA • Durham (NC)

On-site
USD 136,000 - 265,000
Equity
Benefits
PhD Research Intern, AI Accelerator Design and VLSI - 2027
PhD Research Intern, AI Accelerator Design and VLSI - 2027

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 52,000 - 129,000
Intern benefits
Senior ASIC Timing Engineer
Senior ASIC Timing Engineer

NVIDIA Corporation • Austin (TX)

On-site
USD 136,000 - 265,000
Equity
Benefits
Senior ASIC Timing Engineer
Senior ASIC Timing Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 136,000 - 265,000
Equity and benefits
Stock option plan
NVIDIA 2027 Internships Hardware Physical Design VLSI
NVIDIA 2027 Internships Hardware Physical Design VLSI

NVIDIA • Santa Clara (CA)

On-site
USD 28,000 - 98,000
Intern benefits
NVIDIA 2027 Internships: Hardware Physical Design / VLSI
NVIDIA 2027 Internships: Hardware Physical Design / VLSI

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 28,000 - 98,000
Intern benefits