TPM Lead

Normal Computing Corporation

Palo Alto (CA)

On-site

USD 180,000 - 260,000

Full time

4 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Normal Computing is an applied AI company solving the hardest problems in AI and silicon. We build foundational hardware and software for the semiconductor industry, critical AI infrastructure, and the broader systems that power our world, in partnership with the world’s most advanced institutions.

We work as one team across New York City, Silicon Valley (Mountain View), London, Copenhagen, and Seoul. The Role: You will break down company objectives into actionable milestones, own the schedule

Qualifications

  • 10+ years in semiconductor development and leadership roles.
  • 3+ years as TPM/program lead on ASIC/SoC projects.
  • Strong communication and stakeholder management skills.
  • Experience in complex software/hardware integration environments.
  • Proven track record managing internationally distributed teams.
  • Proficient with Jira, Asana or Linear for program tracking.

Responsibilities

  • Break down objectives into milestones across the engineering org.
  • Own the schedule across the silicon development lifecycle.
  • Surface project status for executives with clear updates.
  • Coordinate efforts across global teams (MV, NY, London, etc.).
  • Identify and mitigate risks to delivery schedules and quality.
  • Synthesize trade-offs and risks for leadership updates.

Skills

Semiconductor development
TPM / program leadership
Program management
Stakeholder management
Cross-functional collaboration
Excellent communication

Education

Ph.D. in Electrical Engineering

Tools

Jira
Asana
Linear

Job description

Normal Computing | Build with Us

Normal is an applied AI company solving the hardest problems in AI and silicon. We build foundational hardware and software for the semiconductor industry, critical AI infrastructure, and the broader systems that power our world, in partnership with the world’s most advanced institutions. We work as one team across New York City, Silicon Valley (Mountain View), London, Copenhagen, and Seoul.

The Role

In partnership with our engineering leads, you will break down company objectives into actionable milestones across the engineering org. You will own the schedule across the entire silicon development lifecycle. You will surface information in a digestible format so that engineering executives are acutely aware of the current state of the project. You will also help to resolve issues across teams. Your work will ensure we ship on time.

What You Will Own
  • Break down company objectives into actionable milestones across the engineering org.

  • Own the schedule across the silicon development cycle: architecture, micro-architecture, RTL generation, verification, logic synthesis, design for test, physical design, physical verification, tapeout, packaging, post-silicon testing, bring-up and post-silicon validation.

  • Coordinate these efforts across our teams in Mountain View, New York, London, Zurich and Copenhagen.

  • Define metrics, create dashboards and other mechanisms to surface information and track progress.

  • Identify and mitigate risks to delivery schedules and quality.

  • Synthesize complex technical status, trade-offs, and risks into clear updates for executive leadership.

What Makes You a Great Fit
  • 10+ years in semiconductor development, including 3+ years as a TPM or program lead on complex ASIC or SoC architectures.

  • Excellent communication and stakeholder management skills; ability to influence without authority.

  • Experience in companies with complex software/hardware integration.

  • Proven track record managing internationally distributed engineering teams.

  • Proficiency with program management tools such as Jira, Asana or Linear.

  • Experience with every element of the silicon life-cycle from architecture and RTL generation to verification, tapeout, bring-up and post-silicon validation.

  • Ability to think out-of-the-box to find solutions.

Bonus Points
  • Ph.D. in an electrical engineering discipline.

  • Familiarity with chiplets and 3D packaging.

  • Expert at using Linear for program management tracking.

  • Familiarity with heterogeneous systems used for AI inference.

  • Experience working with external silicon foundries, Tier II vendors and OSAT vendors.

  • Experience working at a silicon startup.

_ Equal Employment Opportunity Statement _

Normal Computing is an Equal Opportunity Employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other legally protected status.

_ Accessibility Accommodations _

Normal Computing is committed to providing reasonable accommodations to individuals with disabilities. If you need assistance or an accommodation due to a disability, please let us know at accommodations@normalcomputing.com.

_ Privacy Notice _

By submitting your application, you agree that Normal Computing may collect, use, and store your personal information for employment-related purposes in accordance with our Applicant Privacy Notice.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

TPM Lead
TPM Lead

Normal Computing Corp. • Mountain View (CA)

On-site
USD 180,000 - 260,000
Silicon Technical Program Manager
Silicon Technical Program Manager

Normal Computing Corporation • Mountain View (CA)

On-site
USD 190,000 - 270,000
Hardware Engineer, PCB
Hardware Engineer, PCB

Normal Computing • New York (NY)

On-site
USD 180,000 - 240,000
Hardware Engineer, RTL Lead
Hardware Engineer, RTL Lead

Normal Computing Corporation • Palo Alto (CA)

On-site
USD 180,000 - 250,000
Physical Design Manager
Physical Design Manager

Normal Computing Corp. • Mountain View (CA)

On-site
USD 180,000 - 240,000
Hardware Engineer, Physical Design
Hardware Engineer, Physical Design

Normal Computing Corporation • Palo Alto (CA)

On-site
USD 210,000 - 260,000
Hardware Engineer, Physical Design
Hardware Engineer, Physical Design

Normal Computing Corp. • Mountain View (CA)

On-site
USD 180,000 - 240,000
Hardware Engineer, RTL Lead
Hardware Engineer, RTL Lead

Normal Computing Corporation • Mountain View (CA)

On-site
USD 180,000 - 240,000
Product Manager
Product Manager

Normal Computing Corporation • New York (NY)

On-site
USD 110,000 - 150,000
Head of Silicon Product Engineering
Head of Silicon Product Engineering

Normal Computing Corporation • Palo Alto (CA)

On-site
USD 240,000 - 360,000