Test Engineer – ATE/Bench (Digital, RF & PMIC)

Riana Technologies

San Jose (CA)

On-site

USD 90,000 - 130,000

Full time

3 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Riana Technologies in San Jose, CA is seeking a Test Engineer – ATE / Bench to own test program development for Digital, PMIC, RF and Mixed Signal ICs.

You will work with design engineers on first-silicon debug, device characterization, and production release activities across our San Jose and Dallas locations.

This role requires 3–7 years of experience and a degree in Electronics / Electrical Engineering; hands-on Advantest 93K ATE SMT8 experience is required.

Qualifications

  • Degree in Electronics / Electrical Engineering.
  • 3–7 years of relevant Test Engineering experience preferred.
  • Hands-on Advantest 93K ATE SMT8 experience required.
  • Experience using bench instrumentation for IC characterization.
  • Solid knowledge of analog and digital electronics.
  • Strong analytical and problem-solving skills; good communication.

Responsibilities

  • Develop test programs for Digital, PMIC, RF & Mixed Signal on Bench and/or ATE (Advantest 93K – SmarTest 7, SmarTest 8).
  • Partner with design engineers on first silicon debug, device characterization, test program bring-up, and production release.
  • Debug digital vectors (JTAG/SCAN/ATPG/Functional/Mbist) and characterize devices across PVT.
  • Characterize RF, PMIC, or Mixed Signal IP (ADC, DAC, PLL, etc.).
  • Support test program hand-off, production release, yield improvement, and test time reduction initiatives.
  • Collaborate with Product, Design, Quality, and Foundry Eng teams.

Skills

Test program dev
Digital
PMIC
RF
Mixed-Signal

Education

Electronics/Electrical Eng. degree

Tools

Advantest 93K ATE SMT8

Job description

Riana Technologies in San Jose, CA is seeking a Test Engineer – ATE / Bench to own test program development for Digital, PMIC, RF and Mixed Signal ICs.

You will work with design engineers on first-silicon debug, device characterization, and production release activities across our San Jose and Dallas locations.

This role requires 3–7 years of experience and a degree in Electronics / Electrical Engineering; hands-on Advantest 93K ATE SMT8 experience is required.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Test Engineer – ATE
Test Engineer – ATE

Riana Technologies • San Jose (CA)

On-site
USD 90,000 - 130,000
Onsite ATE Test Engineer – Digital/PMIC/RF (Advantest 93K)
Onsite ATE Test Engineer – Digital/PMIC/RF (Advantest 93K)

Canvendor • San Jose (CA)

On-site
USD 85,000 - 140,000
Cutting-edge silicon projects
Collaboration with engineering teams
Advantest 93K exposure
+1
ATE Test Engineer
ATE Test Engineer

Canvendor • San Jose (CA)

On-site
USD 85,000 - 140,000
Cutting-edge silicon projects
Collaboration with engineering teams
Advantest 93K exposure
+1
Test Engineer – ATE / Bench (Digital, PMIC, RF & Mixed Signal)
Test Engineer – ATE / Bench (Digital, PMIC, RF & Mixed Signal)

INFT Solutions, Inc • Dallas (TX)

On-site
USD 93,000 - 130,000
ATE Test Engineer - Digital/PMIC/RF Bring-Up
ATE Test Engineer - Digital/PMIC/RF Bring-Up

Element Technologies • San Jose (CA)

On-site
USD 90,000 - 130,000
Test Engineer: Digital, PMIC, RF & Mixed-Signal (Advantest)
Test Engineer: Digital, PMIC, RF & Mixed-Signal (Advantest)

INFT Solutions, Inc • Dallas (TX)

On-site
USD 93,000 - 130,000
ATE - Test engineer
ATE - Test engineer

Element Technologies • San Jose (CA)

On-site
USD 90,000 - 130,000
ATE Test Engineer – Digital/PMIC/RF (Onsite SJ/Dallas)
ATE Test Engineer – Digital/PMIC/RF (Onsite SJ/Dallas)

Tessolve • San Jose (CA)

On-site
USD 90,000 - 130,000
ATE Test Engineer
ATE Test Engineer

Gsme • San Jose (CA)

On-site
USD 100,000 - 130,000
Silicon Validation Engineer 2
Silicon Validation Engineer 2

Tessolve • San Jose (CA)

Hybrid
USD 90,000 - 130,000