Technical Director (Chip Design)

Oho Group

San Francisco (CA)

On-site

USD 250,000 - 420,000

Full time

20 hours ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Oho Group is seeking a director-level engineer to own the architecture and end-to-end design of a critical SoC subsystem within a stealth AI silicon startup in the Bay Area. You will collaborate with RTL, microarchitecture, verification, and physical design teams while mentoring engineers and shaping the technical direction of the silicon.

The role requires proven experience leading complex ASIC/SoC development with multiple tapeouts and a strong background in memory, compute, interconnect, or

Qualifications

  • Proven experience leading ASIC/SoC development with multiple tapeouts.
  • Strong background in memory, compute, interconnect or other complex SoC subsystems.
  • Comfortable in an early-stage environment with significant technical ownership.
  • Experience coordinating RTL, microarchitecture, verification and physical design teams.

Responsibilities

  • Own the architecture and end-to-end design of a critical SoC subsystem.
  • Work closely with RTL, microarchitecture, verification and physical design teams.
  • Drive technical direction, engineering standards and design methodologies.
  • Mentor engineers and help build out a high-calibre hardware team.
  • Take ownership across the full chip development lifecycle, from architecture through to tapeout.

Skills

SoC architecture
ASIC/SoC leadership
Mentorship
Tapeout experience
Hardware design

Job description

Technical Director – Stealth AI Silicon Startup

We have partnered with a stealth-mode semiconductor startup based in the Bay Area that is developing next-generation silicon for AI and high-performance computing.

We’re looking for a director-level engineer to take technical ownership across architecture and design, working within a small, highly experienced team. You’ll help shape the technical direction of the silicon, establish engineering best practices and build out the team as the company scales, while remaining hands-on technically.

Key responsibilities and requirements
  • Own the architecture and end-to-end design of a critical SoC subsystem
  • Work closely with RTL, microarchitecture, verification and physical design teams
  • Drive technical direction, engineering standards and design methodologies
  • Mentor engineers and help build out a high-calibre hardware team
  • Take ownership across the full chip development lifecycle, from architecture through to tapeout
  • Proven experience leading complex ASIC/SoC development across multiple successful tapeouts
  • Strong background in memory, compute, interconnect or other complex SoC subsystems
  • Comfortable operating in an early-stage environment with significant technical ownership

Whether you’ve helped build a semiconductor startup from an early stage or are looking to take a step beyond one of the larger semiconductor companies, this is an opportunity to have significant influence over both the technology and the team.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Technical Director — SoC Architecture & Hardware Leadership
Technical Director — SoC Architecture & Hardware Leadership

Oho Group • San Francisco (CA)

On-site
USD 250,000 - 420,000
Lead Hardware Architect
Lead Hardware Architect

Oho Group • San Francisco (CA)

On-site
USD 260,000 - 380,000
Lead ASIC Design Engineer - Memory Controllers
Lead ASIC Design Engineer - Memory Controllers

Oho Group • San Francisco (CA)

On-site
USD 250,000 - 450,000
Director of Silicon Engineering, AI-Native Chip Design
Director of Silicon Engineering, AI-Native Chip Design

Cognichip • Redwood City (CA)

Hybrid
USD 250,000 - 420,000
Hybrid schedule
VP, Silicon Engineering - AI
VP, Silicon Engineering - AI

SBT • Austin (TX)

On-site
USD 250,000 - 450,000
Chip Design Engineer
Chip Design Engineer

TenX Semi • San Francisco (CA)

Hybrid
USD 140,000 - 210,000
Member of Technical Staff, ASIC Design
Member of Technical Staff, ASIC Design

Netpreme • Santa Clara (CA)

On-site
USD 180,000 - 240,000
Health, dental, vision
Equity grant
401(k) match
+5
VP, Engineering - AI & Data Center Silicon
VP, Engineering - AI & Data Center Silicon

SBT • San Francisco (CA)

On-site
USD 180,000 - 270,000
SVP, SoC Architecture (AI)
SVP, SoC Architecture (AI)

SBT • San Francisco (CA)

On-site
USD 250,000 - 360,000
VP of Engineering (Circuit Design)
VP of Engineering (Circuit Design)

SBT • San Francisco (CA)

On-site
USD 250,000 - 350,000