Staff Verification Engineer

Renesas Electronics Corp.

Arizona

On-site

USD 120,000 - 180,000

Full time

13 days ago
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Competitive benefits package

Job summary

Renesas Electronics Corp. seeks an experienced Staff Verification Engineer focusing on mixed-signal verification for automotive PMIC devices.

You will model and verify PMICs, switching regulators, and related analog IP, collaborating across Design, Systems, Validation, and CAD teams to ensure successful development, integration, and sign-off of complex power chips. You will design verification environments, implement comprehensive verification plans, and lead debugging of analog blocks while

Responsibilities

  • Design and architect mixed-signal verification environments, including RNM and AMS model integration for PMIC designs
  • Develop and implement verification plans and strategies for automotive PMIC products per ISO 26262 and AEC-Q200
  • Lead debugging for analog blocks such as switched-mode regulators and LDOs
  • Set up and optimize Gate-Level Simulation (GLS) flows and correlate with RTL results
  • Conduct RTL and Gate-Level simulations, analyzing timing, power, and functional correctness across PVT corners
  • Collaborate with Design, Application Engineering, ATE, and Silicon Validation for seamless handoffs
  • Troubleshoot complex analog/digital interactions using simulation and measurement techniques
  • Drive improvements in verification tools, methodologies, and AI-based solutions
  • Create and maintain verification documentation, test plans, and coverage metrics

Job description

Renesas is seeking an experienced Staff Verification Engineer. As mixed-mixed signal verification engineer you will be responsible for the verification and modeling of mixed-signal Automotive power management devices, including PMICs, switching regulators, and related analog IP. You will work closely with design, systems, validation, and CAD teams to drive successful development, integration, and sign-off of complex mixed-signal power chips.

Key Responsibilities
  • Design and architect mixed-signal verification environments, including Real Number Model (RNM) and AMS (Analog Mixed Signal) model integration for PMIC designs
  • Develop and implement comprehensive verification plans and strategies for automotive PMIC products, ensuring compliance with automotive safety standards (ISO 26262, AEC-Q200)
  • Lead debugging activities for complex analog blocks including switched-mode regulators, Linear Dropout (LDO) regulators, and mixed-signal interfaces
  • Set up and optimize Gate-Level Simulation (GLS) flows, correlating with RTL simulation results to identify and resolve discrepancies
  • Conduct in-depth RTL and Gate-Level simulations, analyzing timing, power, and functional correctness across process, voltage, and temperature (PVT) corners
  • Collaborate closely with cross-functional teams: Design, Application Engineering, ATE (Automatic Test Equipment), and Silicon Validation to ensure seamless verification handoffs
  • Troubleshoot and debug complex design issues involving interactions between analog and digital domains using simulation and measurement techniques
  • Drive continuous improvement of verification tools, methodologies, and infrastructure, evaluating emerging verification technologies and AI-based solutions
  • Create and maintain comprehensive verification documentation, test plans, and coverage metrics
  • Renesas is seeking an experienced Staff Verification Engineer. As mixed-mixed signal verification engineer you will be responsible for the verification and modeling of mixed-signal Automotive power management devices, including PMICs, switching regulators, and related analog IP. You will work closely with design, systems, validation, and CAD teams to drive successful development, integration, and sign-off of complex mixed-signal power chips.

    Key Responsibilities

    Design and architect mixed-signal verification environments, including Real Number Model (RNM) and AMS (Analog Mixed Signal) model integration for PMIC designs

    Develop and implement comprehensive verification plans and strategies for automotive PMIC products, ensuring compliance with automotive safety standards (ISO 26262, AEC-Q200)

    Lead debugging activities for complex analog blocks including switched-mode regulators, Linear Dropout (LDO) regulators, and mixed-signal interfaces

    Set up and optimize Gate-Level Simulation (GLS) flows, correlating with RTL simulation results to identify and resolve discrepancies

    Conduct in-depth RTL and Gate-Level simulations, analyzing timing, power, and functional correctness across process, voltage, and temperature (PVT) corners

    Collaborate closely with cross-functional teams: Design, Application Engineering, ATE (Automatic Test Equipment), and Silicon Validation to ensure seamless verification handoffs

    Troubleshoot and debug complex design issues involving interactions between analog and digital domains using simulation and measurement techniques

    Drive continuous improvement of verification tools, methodologies, and infrastructure, evaluating emerging verification technologies and AI-based solutions

    Create and maintain comprehensive verification documentation, test plans, and coverage metrics

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world-leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff Verification Engineer
Staff Verification Engineer

Renesas Electronics • Chandler (AZ)

On-site
USD 120,000 - 180,000
Competitive benefits
Global automotive exposure
Staff Verification Engineer
Staff Verification Engineer

Renesas Electronics Corporation • Chandler (AZ)

On-site
USD 120,000 - 180,000
Staff Verification Engineer
Staff Verification Engineer

Renesas Electronics Corp. • Chandler (AR)

On-site
USD 110,000 - 160,000
Staff Mixed Signal Verification Engineer
Staff Mixed Signal Verification Engineer

Renesas Electronics • Chandler (AZ)

On-site
USD 140,000 - 170,000
Competitive benefits
Senior Principal Design Verification Engineer
Senior Principal Design Verification Engineer

Renesas Electronics Corp. • Plano (TX)

On-site
USD 160,000 - 230,000
Senior Principal Verification Engineer
Senior Principal Verification Engineer

Renesas • Chandler (AZ)

On-site
USD 180,000 - 240,000
Senior Principal Verification Engineer
Senior Principal Verification Engineer

SmartRecruiters, Inc. • Chandler (AZ)

On-site
USD 180,000 - 240,000
Senior Principal Design Verification Engineer
Senior Principal Design Verification Engineer

Renesas Electronics Corporation • Plano (TX), Northern (KY)

Hybrid
USD 180,000 - 230,000
Senior Principal Verification Engineer
Senior Principal Verification Engineer

Renesas Electronics Corporation • Chandler (AZ), Northern (KY)

On-site
USD 180,000 - 240,000
Senior Principal Design Verification Engineer
Senior Principal Design Verification Engineer

Renesas • Plano (TX)

On-site
USD 170,000 - 210,000