Staff RF Device Engineer - Foundry Interface

QUALCOMM, Inc.

San Diego (CA)

On-site

USD 146,000 - 218,000

Full time

4 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Annual bonus program
RSU grants
Benefits package

Job summary

Qualcomm Technologies, Inc. in San Diego drives Si process technology evaluation and productization for mixed-signal/RF products with foundry partners. You will collaborate closely with design and PDK teams to enable advanced RF circuits and ensure robust process-design-layout integration.

The role requires extensive experience in RF CMOS processes, device modeling, and DOE/characterization, along with strong communication skills and initiative to own projects end-to-end.

Qualifications

  • Bachelor's degree in Science, Engineering, or related field with 4+ years of ASIC design/verification experience.

Responsibilities

  • Drive bulk Si and RFSOI tech evaluation, development, and design enablement for RF designs including RF switching and antennas.
  • Work with design and product teams to define process requirements for improvements.
  • Define and execute DOE, layout, and characterization for process evaluation.

Skills

RF CMOS knowledge
PDK knowledge (DRC LVS LPE)
Device test-structure development
DOE design and statistics
Circuit design & layout interaction
Communication skills
Foundry/OSAT interface experience

Education

B.S. in Science/Engineering
M.S. in Science/Engineering
PhD in Science/Engineering

Tools

PDK tools
RF circuit simulation

Job description

Company:

Qualcomm Technologies, Inc.

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a member of the Qualcomm Si Process Packaging Solutions (PPS) team, this candidate will drive Si process technology evaluation, development, design enablement and productization for Mixed-Signal/RF products at foundry partners.

Responsibilities:
  • Drive bulk Si and RFSOI technology evaluation, development and design enablement for RFFE designs, including RF switching and antenna circuits, receivers, transmitters.
  • Work with Qualcomm design and product teams to define process and device requirements for continuous technology improvements.
  • Define and execute test structures DOE, layout and characterization for process evaluation to meet design requirements.
  • Design, simulate and test RF circuits to understand the process-design-layout interaction to guide process-design-layout optimization to achieve optimum performance.
  • Interact with internal design teams, PDK teams, reliability, and product engineering to ensure technology support.
  • Support Qualcomm design, layout, PTE and reliability teams to address their questions and resolve any device and design optimization issues.
  • Assure product quality by devising testing methodology, and testing product and system capabilities.
  • Work independently on assigned tasks with full ownership of technical execution and schedule commitments.
  • Innovate new methods for continuous device and process improvement; support automation and AI-assisted workflows.
Minimum Qualifications:
  • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
  • OR Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
  • OR PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
Preferred Qualifications:
  • Minimum of 8+ years of industrial experience developing advanced CMOS processes and devices
  • Excellent understanding of the RF-CMOS, SOI or BiCMOS, process integration, reliability, design rules and best layout practices.
  • Excellent understanding of PDK related details including DRC, LVS, LPE, etc.
  • Proficiency in device level test-structure development, DOE design, statistical analysis, and data-driven problem solving
  • Excellent understanding of sub-micron process/device optimization and its impact on digital/analog/RF/HV circuit design and product level performance is required. Experience designing wafer level designs (analog IPs, LNA, PAs) and circuit design flows is plus.
  • Good knowledge of RF (e.g. S-parameters, Harmonics, Noise Figure) and DC characterization of devices on wafers, and in product ICs.
  • Good knowledge of technology evaluation/benchmarking, SPC monitoring, and reliability qualification.
  • Good understanding of BSIM, PSP-SOI device models and ability to run hardware correlations. Ability to tweak and update models is a plus.
  • Fab device engineering or process integration experience preferably in RF devices is a plus.
  • Foundry and OSAT interface experience is a plus.
  • Good communication skills and demonstrated ability to meet deadlines and commitments.
Equal Opportunity and Accessibility Statements:

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Pay range and Other Compensation & Benefits:

$145,600.00 - $218,400.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Our benefits package is detailed for US employees; more information can be found on our benefits page.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff Engineer, RFFE Process and Device
Staff Engineer, RFFE Process and Device

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 146,000 - 218,000
Sr/Staff RFIC Design Engineer
Sr/Staff RFIC Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 121,000 - 201,000
Sr. RFIC Design Engineer
Sr. RFIC Design Engineer

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 134,000 - 201,000
Competitive benefits package
RSU grants
Annual bonus program
Sr. Post-Silicon Validation Engineer, RF/Mixed-Signal
Sr. Post-Silicon Validation Engineer, RF/Mixed-Signal

Qualcomm • San Diego (CA)

On-site
USD 118,000 - 177,000
Sr. Post-Silicon Validation Engineer, RF/Mixed-Signal
Sr. Post-Silicon Validation Engineer, RF/Mixed-Signal

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 118,000 - 177,000
RF Package Design Engineer, Senior Staff
RF Package Design Engineer, Senior Staff

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 192,000 - 288,000
Bonus program
RSU grants
Benefits package
RF Systems Engineer
RF Systems Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 129,200 - 193,800
Engineer-Staff Austin, Texas, United States of America ASICS Engineering
Engineer-Staff Austin, Texas, United States of America ASICS Engineering

QUALCOMM, Inc. • Austin (TX)

On-site
USD 140,000 - 210,000
Sr. Engineer, RF Test Development
Sr. Engineer, RF Test Development

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 111,000 - 167,000
RSU grants
Competitive benefits
Bonus program
RFIC Design Engineer
RFIC Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 112,000 - 167,000