Staff. Physical Design Engineer

Qualcomm

San Diego (CA)

On-site

USD 140,000 - 210,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Comprehensive benefits package
Annual discretionary bonus program
RSU grants

Job summary

Qualcomm is seeking an ASIC Engineer to define, design, and document development for high-performance products. Applicants should have a Bachelor's degree in a relevant field and at least 2 years of related experience.

This role involves collaboration across teams to ensure product execution. The salary range is competitive, from $140,000 to $210,000, with additional benefits including bonuses and RSU grants.

Qualifications

  • 2+ years of ASIC design, verification, or related work experience.
  • 1+ year for Master's degree graduates.
  • Experience with tools for architecture and design.

Responsibilities

  • Define and model ASIC designs for various products.
  • Collaborate across teams to meet system requirements.
  • Create detailed documentation for EDA/IP/ASIC projects.

Skills

ASIC design
verification
validation
scripting tools
programming languages

Education

Bachelor's degree in Science, Engineering, or related field
Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science
PhD in Science, Engineering, or related field

Tools

RTL to GDS Flow
Virtuoso

Job description

Company

Qualcomm Technologies, Inc.

Job Area

Engineering Group, Engineering Group > ASICS Engineering

General Summary

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross‑functional groups to determine product execution path.

Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field.
Preferred Qualifications
  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
  • 3+ years of ASIC design, verification, validation, integration, or related work experience.
  • 2+ years of experience with architecture and design tools.
  • 2+ years of experience with scripting tools and programming languages.
  • 2+ years of experience with design verification methods.
Principal Duties & Responsibilities
  • Applies ASIC knowledge and experience to define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power products.
  • Creates architectures, circuit specifications, logic designs, and/or system simulations based on system-level requirements.
  • Collaborates across teams (e.g., software architecture, hardware architecture) to develop and execute an implementation strategy that meets system requirements and customer needs.
  • Evaluates all aspects of process flow from high-level design to synthesis, place and route, timing and power use, and verification or similarly for custom circuit design/layout flow.
  • Utilizes tools/applications (e.g., RTL to GDS Flow, Virtuoso) to execute and enable architecture and design of an individual block/SoC or IC Package.
  • Writes detailed technical documentation for EDA/IP/ASIC projects.
Level of Responsibility
  • Works independently with minimal supervision.
  • Decision-making may affect work beyond immediate work group.
  • Requires verbal and written communication skills to convey information. May require basic negotiation, influence, tact, etc.
  • Has a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to make key decisions).
  • Tasks require multiple steps which can be performed in various orders; some planning, problem‑solving, and prioritization must occur to complete the tasks effectively.
EEO Statement

Qualcomm is an equal opportunity employer. EEO status: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Pay Range and Benefits

$140,000.00 - $210,000.00. This pay scale reflects the broad, minimum to maximum, pay range for this job code for the location for which it has been posted. Salary is only one component of total compensation. Additional compensation includes an annual discretionary bonus program and RSU grants. A comprehensive benefits package supports success at work, at home, and at play.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Physical Design Engineer, Sr. Staff
Physical Design Engineer, Sr. Staff

Qualcomm • Austin (TX)

On-site
USD 164,000 - 246,000
Competitive annual bonus program
Annual RSU grants
Comprehensive benefits package
Staff Memory Controller Architecture and Design Engineer
Staff Memory Controller Architecture and Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
SOC Design Verification Engineer-Staff
SOC Design Verification Engineer-Staff

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Competitive bonus program
RSU grants
Excellent benefits package
SOC Verification and Methodology Engineer -Staff
SOC Verification and Methodology Engineer -Staff

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Physical Design Engineer Santa Clara, California, United States of America ASICS Engineering Posted a day ago
Physical Design Engineer Santa Clara, California, United States of America ASICS Engineering Posted a day ago

Qualcomm • Santa Clara (CA), Northern (KY)

Hybrid
USD 107,000 - 161,000
SOC Design Verification Engineer
SOC Design Verification Engineer

Qualcomm • San Diego (CA)

On-site
USD 98,000 - 148,000
ASIC Design Verification Engineer
ASIC Design Verification Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 107,000 - 161,000
ASIC Design Engineer
ASIC Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Digital ASIC Design Engineer
Digital ASIC Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Bonus program
RSU grants
Benefits package
Digital ASIC Design Engineer
Digital ASIC Design Engineer

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
Equal opportunity employer