ASIC Design Verification Engineer

Qualcomm

Santa Clara (CA)

On-site

USD 107,000 - 161,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Qualcomm Technologies, Inc. is seeking an ASIC Engineer to define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP for high performance, low power SoCs.

You will work across cross-functional teams to determine product execution paths and collaborate on architecture and design flows. The role involves creating architectures, circuit specs, and system simulations, using tools like RTL to GDS Flow and Virtuoso, and contributing to IP development

Qualifications

  • Bachelor's degree in Science, Engineering, or related field.
  • Master's degree preferred in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
  • 6+ months of experience with architecture and design tools.
  • 6+ months of experience with scripting tools and programming languages.
  • 6+ months of experience with design verification methods.

Responsibilities

  • Applies ASIC knowledge to assist and support the defining, modeling, designing (digital and/or analog), optimizing, verifying, validating, implementing, and documenting of IP (block/SoC) development for a variety of high performance, high quality, low power products.
  • Assists in the creation of architectures, circuit specifications, logic designs, and/or system simulations based on system-level requirements.
  • Collaborates with team members to assist in the development of an implementation strategy that meets system requirements and customer needs.
  • Supports the evaluation of process flow from high-level design to synthesis, place and route, and timing and power use, and verification or similarly for custom circuit design/layout flow.
  • Utilizes tools/applications (e.g., RTL to GDS Flow, Virtuoso) to execute and enable architecture and design of a specific part of a block/SoC or IC Package.
  • Writes technical documentation for EDA/IP/ASIC projects.

Skills

Architecture & design tools experience
Scripting languages
Design verification methods

Education

Bachelor's degree
Master's degree

Tools

RTL to GDS Flow
Virtuoso

Job description

Company

Qualcomm Technologies, Inc.

Job Area

Engineering Group, Engineering Group > ASICS Engineering

General Summary

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.

Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field.
Preferred Qualifications
  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
  • 6+ months of experience with architecture and design tools.
  • 6+ months of experience with scripting tools and programming languages.
  • 6+ months of experience with design verification methods.
Principal Duties & Responsibilities
  • Applies ASIC knowledge to assist and support the defining, modeling, designing (digital and/or analog), optimizing, verifying, validating, implementing, and documenting of IP (block/SoC) development for a variety of high performance, high quality, low power products.
  • Assists in the creation of architectures, circuit specifications, logic designs, and/or system simulations based on system-level requirements.
  • Collaborates with team members to assist in the development of an implementation strategy that meets system requirements and customer needs.
  • Supports the evaluation of process flow from high-level design to synthesis, place and route, and timing and power use, and verification or similarly for custom circuit design/layout flow.
  • Utilizes tools/applications (e.g., RTL to GDS Flow, Virtuoso) to execute and enable architecture and design of a specific part of a block/SoC or IC Package.
  • Writes technical documentation for EDA/IP/ASIC projects.
Level Of Responsibility
  • Works under supervision.
  • Decision-making affects direct area of work and/or work group.
  • Requires verbal and written communication skills to convey basic, routine factual information.
  • Tasks require multiple steps which can be performed in various orders; some planning, problem-solving, and prioritization must occur to complete the tasks effectively.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

EEO Employer

Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay Range And Other Compensation & Benefits

$107,400.00 - $161,200.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SOC Design Verification Engineer
SOC Design Verification Engineer

Qualcomm • San Diego (CA)

On-site
USD 98,000 - 148,000
Digital ASIC Design Engineer
Digital ASIC Design Engineer

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
Equal opportunity employer
Staff. Physical Design Engineer
Staff. Physical Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Comprehensive benefits package
Annual discretionary bonus program
RSU grants
Physical Design Engineer, Sr. Staff
Physical Design Engineer, Sr. Staff

Qualcomm • Austin (TX)

On-site
USD 164,000 - 246,000
Competitive annual bonus program
Annual RSU grants
Comprehensive benefits package
SOC Verification and Methodology Engineer -Staff
SOC Verification and Methodology Engineer -Staff

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Digital ASIC Design Engineer
Digital ASIC Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Bonus program
RSU grants
Benefits package
ASIC Design Engineer
ASIC Design Engineer

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
ASIC Design Verification Engineer
ASIC Design Verification Engineer

Nutanix • Santa Clara (CA)

On-site
USD 107,000 - 161,000
SOC Design Verification Engineer-Staff
SOC Design Verification Engineer-Staff

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Competitive bonus program
RSU grants
Excellent benefits package
Physical Design Engineer Santa Clara, California, United States of America ASICS Engineering Posted a day ago
Physical Design Engineer Santa Clara, California, United States of America ASICS Engineering Posted a day ago

Qualcomm • Santa Clara (CA), Northern (KY)

Hybrid
USD 107,000 - 161,000