Staff DFT Engineer

Arm Limited

Austin (TX)

Hybrid

USD 198,000 - 268,000

Full time

7 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Accommodations during recruitment

Job summary

Arm is seeking a Staff DFT Engineer in Austin to architect and implement DFT techniques for SOCs and sub-systems. You will insert DFT logic, validate with industry tools, and drive timing and ATPG coverage across RTL and gate-level simulations.

The role requires 10+ years in DFT, expertise with Cadence/Synopsys tools, Verilog RTL, and scripting. A hybrid work approach in a modern, innovative environment supports constant learning and impact.

Qualifications

  • Bachelor/Master in Electronic or Computer Engineering.
  • Staff DFT Engineer with 10+ years in Design for Test.
  • Experience with Verilog RTL, TCL and/or Perl.
  • Experience with Cadence and/or Synopsys DFT and simulation tools.

Responsibilities

  • Architect, implement, and validate innovative DFT techniques on SOCs and sub-systems.
  • Insert DFT logic into SoC and sub-system level and validate features with standard simulation tools.
  • Run RTL and timing-annotated gate-level simulations.
  • Generate ATPG patterns and debug coverage to meet targets.
  • Develop and validate design-for-test timing requirements and fixes.
  • Collaborate with multi-functional teams for DFT RTL insertion, synthesis, scan insertion, PnR, and STA.
  • Participate in ATE targeted test patterns, validation and silicon-debug.
  • Collaborate on silicon characterization and validation with Test and product engineering.

Skills

DFT techniques
Verilog RTL
ATPG
Cadence tools
Synopsys tools
TCL/Perl scripting

Education

Bachelor's or Master's in Electronic/Computer Engineering

Tools

Siemens DFT tools
SSN
JTAG/IJTAG
Memory BIST

Job description

Arm’s Solutions group DFT team implements DFT for SOC for client, datacenter, automotive, and IOT line of business using the latest DFT and process technologies. We closely collaborate with Arm’s partners and internal RTL, Verification, Physical Implementation, and Test engineering teams throughout the life cycle of a project, from an early investigation stage all the way through tape-out and silicon test/characterization on ATE.

We are hiring in San Jose and Austin.

Responsibilities:
  • Architect, implement, and validate innovative DFT techniques on SOCs and sub-systems!
  • Insert DFT logic into SoC as well as sub-system level and validate all DFT features using industry standard simulation tools.
  • Run RTL and well as unit delay and timing annotated gate level simulations
  • Generate ATPG patterns and debug coverage issues to meet target
  • Develop and validate design-for-test timing requirements, review timing reports and provide fixes.
  • Collaborate with multi-functional teams to support DFT RTL level insertion, synthesis and scan insertion, place-and-route, and static-timing-analysis and timing closure.
  • Participate in ATE targeted test patterns, validation and silicon- debug
  • Collaborate with Test and product engineering teams on silicon characterization and validation!
Required Skills and Experience :
  • Bachelors or Master’s degree in Electronic Engineering, Computer Engineering, or a related field.
  • This role is for a Staff DFT Engineer with 10+ years of experience in Design for Test
  • Core DFT skills considered crucial for this position should include some of the following: Siemens DFT tools, Streaming Scan Network (SSN), Scan compression and insertion, Memory BIST and repair scheme implementation, Logic BIST, JTAG/IJTAG, at-speed test, ATPG, fault simulation, back-annotated gate level verification, silicon debug, memory and scan diagnostics.
  • Experience coding Verilog RTL, TCL and/or Perl.
  • Experience with Cadence, and/or Synopsys DFT and simulation tools.
“Nice To Have” Skills and Experience :
  • Familiarity with SoC style architectures including multi-clock domain and low power build practices.
  • Familiarity with Arm IP like the following: Cortex CPUs, Mali GPUs, AMBA protocols, CoreLink interconnects, CoreSight debug
  • Background in high performance build, implementation and DFT timing constraints is a huge plus
  • Experience in datacenter chips is plus
  • Experience with 2.5D and 3D test
  • Ability to work both collaboratively on a team and independently.
  • Innovative and a passion for progress
  • Hard-working and excellent time management skills with an ability to multi-task
  • An upbeat approach to working on exciting projects on the cutting edge of technology
  • Communicate optimally across teams and sites in different geographies and time zones
Salary Range:

$198,100-$268,000 per year

We value people as individuals and our dedication is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process.

Accommodations at Arm

At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email accommodations@arm.com. To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.

Hybrid Working at Arm

Arm’s approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team’s needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.

Equal Opportunities at Arm

Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don’t discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Staff DFT Engineer
Staff DFT Engineer

Arm • Austin (TX)

Hybrid
USD 198,000 - 268,000
Staff STA Engineer
Staff STA Engineer

Arm • Austin (TX)

Hybrid
USD 198,000 - 268,000
Accommodation during recruitment
Hybrid working flexibility
Senior Design Engineer
Senior Design Engineer

Arm • Austin (TX)

Hybrid
USD 161,000 - 219,000
Annual bonus
401k matching
PTO allowance
+2
Senior SoC Verification Engineer
Senior SoC Verification Engineer

Arm Limited • Austin (TX), Northern (KY)

Hybrid
USD 162,000 - 219,000
Staff DFT Engineer — Hybrid SoC Test & ATPG Lead
Staff DFT Engineer — Hybrid SoC Test & ATPG Lead

Arm • Austin (TX)

Hybrid
USD 198,000 - 268,000
Senior SoC Verification Engineer
Senior SoC Verification Engineer

Arm • Austin (TX)

Hybrid
USD 162,000 - 219,000
Senior Principal Product Engineer
Senior Principal Product Engineer

Arm • Austin (TX)

Hybrid
USD 308,000 - 418,000
Senior DDR Analog Characterization Engineer
Senior DDR Analog Characterization Engineer

Arm Limited • Chandler (AZ), Northern (KY)

Hybrid
USD 198,000 - 268,000
Senior IP Verification Engineer
Senior IP Verification Engineer

Arm • Chandler (AZ)

Hybrid
USD 161,000 - 219,000
IP Verification Engineer
IP Verification Engineer

Arm Limited • Chandler (AZ), Northern (KY)

Hybrid
USD 130,000 - 176,000