Staff ASIC Power Engineer, ML Accelerators

Google LLC

Sunnyvale (CA)

On-site

USD 192,000 - 278,000

Full time

27 hours ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Equity

Job summary

Google LLC in Sunnyvale, CA, is seeking a Staff ASIC Power Engineer for ML accelerators. You will shape AI/ML hardware acceleration by driving power-aware TPU architectures and implementing robust power models.

You will lead power optimization efforts across pre- and post-silicon phases, collaborating with software and system teams to meet dynamic power targets and improve overall efficiency of Google's TPUs.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 10 years of experience in design or architecture (e.g., logic design, power architecture, performance, or SoC design).
  • Experience with power design, power modeling, power architecture, or power reduction methodologies/techniques.

Responsibilities

  • Contribute to design power modeling and drive convergence to power targets.
  • Investigate, spec, and deploy architectural and microarchitectural power optimization techniques.
  • Define best practices and methodologies to achieve low‑power RTL designs.
  • Collaborate with cross‑functional software and system teams to create novel power management architectures to meet dynamic power targets.
  • Own the execution and delivery of complex technical projects end‑to‑end, while being the technical lead of an experienced power team.

Skills

Power design
Power modeling
Power architecture
Power reduction

Education

Bachelor's degree in Electrical/Computer Engineering or related field

Job description

Staff ASIC Power Engineer, ML Accelerators

Share Staff ASIC Power Engineer, ML Accelerators

Google Sunnyvale, CA, USA

In most instances, this position requires in-person interviews as part of the hiring process.

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 10 years of experience in design or architecture (e.g., logic design, power architecture, performance, or SoC design).
  • Experience with power design, power modeling, power architecture, or power reduction methodologies/techniques.
Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience defining and implementing chip-wide power management architectures and designs.
  • Experience in power modeling, measurement, and correlation across the pre- and post-silicon phases.
  • Experience with technical leadership and project ownership with a track record of successful delivery.
  • Understanding of modern power and thermal management techniques at both the silicon and system levels (including Dynamic Voltage and Frequency Scaling (DVFS), Turboing, Thermal Management, and System-Level Tradeoffs).
  • Ability to solve open-ended power and performance problems under ambiguity.
About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting‑edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

As part of the TPU power design team, you will play a pivotal part in the improving power efficiency of our TPUs. You will drive power efficiency for our TPU designs, starting from building robust power models to proposing novel power optimization techniques. An ideal applicant would possess a deep background in modeling and optimizing chip power, as well as have an understanding of system level power considerations and tradeoffs.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're behind Google's groundbreaking innovations, empowering the development of our cutting‑edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world‑leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more. Individual pay is determined by factors including job‑related skills, experience, and relevant education or training.

US: $192000 - $278000 (USD) + 20% bonus target + equity + benefits

Learn more about benefits at Google.

  • Contribute to design power modeling and drive convergence to power targets.
  • Investigate, spec, and deploy architectural and microarchitectural power optimization techniques.
  • Define best practices and methodologies to achieve low‑power RTL designs.
  • Collaborate with cross‑functional software and system teams to create novel power management architectures to meet dynamic power targets.
  • Own the execution and delivery of complex technical projects end‑to‑end, while being the technical lead of an experienced power team.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, is subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Power Engineer, ML Accelerators
ASIC Power Engineer, ML Accelerators

Google Inc. • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
ASIC Power Manager, ML Accelerators
ASIC Power Manager, ML Accelerators

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity
Bonus target
Benefits
Staff ASIC Power Engineer, ML Accelerators
Staff ASIC Power Engineer, ML Accelerators

Google • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
ASIC Power Manager, ML Accelerators
ASIC Power Manager, ML Accelerators

Google • Sunnyvale (CA)

On-site
USD 192,000 - 279,000
Equity
ASIC Power Engineer, ML Accelerators
ASIC Power Engineer, ML Accelerators

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity
Benefits
Silicon Engineering Manager, EMIR and Power Grid, AI/ML
Silicon Engineering Manager, EMIR and Power Grid, AI/ML

Google • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Silicon Engineering Manager, EMIR and Power Grid, AI/ML
Silicon Engineering Manager, EMIR and Power Grid, AI/ML

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity grants
Bonus target
Machine Learning Hardware Architect, Google Cloud
Machine Learning Hardware Architect, Google Cloud

Google Inc. • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Senior Staff Performance Codesign Engineer, TPU
Senior Staff Performance Codesign Engineer, TPU

Google • Town of Montana (WI)

On-site
USD 240,000 - 333,000
Equity
Benefits
Principal, Hardware Power Engineering
Principal, Hardware Power Engineering

Google LLC • Sunnyvale (CA)

On-site
USD 275,000 - 382,000