Senior Staff Performance Codesign Engineer, TPU

Google; Town of Montana (WI); On-site; USD 240,000 - 333,000; Full time

Benefits offered by this job

Equity

Benefits

Job summary

Google seeks a Senior Staff Performance Co-design Engineer on the TPU Chip Architecture team in Sunnyvale, CA. You will shape the hardware/software stack for AI/ML acceleration, focusing on performance modeling, verification, and scalable TPU architectures.

You'll lead cross-functional collaboration across research, software, and hardware groups, drive long-term architectural roadmaps, and help translate ML research into production-grade accelerators powering Google's large-scale AI workloads.

Qualifications

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field is required.
• 12+ years of experience in computer architecture, chip architecture, or hardware-software co-design.
• Experience developing systems for performance modeling, simulation, or system analysis.

Responsibilities

• Define and drive the technical roadmap and architecture for the hardware/software stack, ensuring unparalleled performance for the training and serving of large ML models.
• Act as the technical liaison between advanced research, software, and hardware teams, steering model architecture innovation to maximize scaling, quality, and hardware efficiency.
• Architect and oversee the development of next-generation configurable simulation frameworks and cycle-accurate performance models, setting the standard for how the organization evaluates complex micro-architectural decisions.
• Advocate system-level performance analysis across highly distributed ML systems, innovating new methodologies to balance compute, memory bandwidth, and inter-chip network requirements.
• Manage cross-functional partnerships across hardware engineering, compiler development, and ML research to influence broad organizational strategy and transition paradigm-shifting concepts into production.

Skills

Performance modeling

System analysis

Stakeholder alignment

Education

Bachelor's degree in EE/CE/CS or related

Tools

PyTorch

TensorFlow

Simulation tools

Cycle-accurate models

Job description

Senior Staff Performance Codesign Engineer, TPU

Location: Sunnyvale, CA, USA

Experience Level: Advanced

Share

• Share Link
• Email a Friend

Minimum Qualifications

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
• 12 years of experience in computer architecture, chip architecture, or hardware-software co-design.
• Experience developing systems for performance modeling, simulation, or system analysis.

Preferred Qualifications

• Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
• Experience as a lead architect driving multi-generational hardware solutions or performance optimizations for massive-scale ML training and inference.
• Experience with deep learning frameworks (e.g., PyTorch, TensorFlow) and their underlying execution models.
• Knowledge of semiconductor trajectories, including process, memory, interconnects, and packaging.
• Understanding of ML trends, business drivers, and the software ecosystem.
• Ability to engage and align stakeholders, hardware designers, and the global ML research community.

About the Job

In this role, you'll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You'll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

As a Senior Staff Co-Design Engineer on the TPU Chip Architecture team, you will bridge the gap between model architecture innovation and next-generation hardware design. Operating at the intersection of AI research and infrastructure engineering, you will define the long-term strategic outlook and architectural roadmap for our future machine learning training and serving capabilities. You will advocate the integration of foundational ML research-such as massive-scale frontier models-with advanced custom silicon architectures to deliver industry-defining, high-performance, and power-efficient accelerators.

The AI and Infrastructure team is redefining what's possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more. Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US Salary Range: $240,000 - $333,000 (USD) + 25% bonus target + equity + benefits

Learn more about benefits at Google.

Responsibilities

• Define and drive the technical roadmap and architecture for the hardware/software stack, ensuring unparalleled performance for the training and serving of large ML models.
• Act as the technical liaison between advanced research, software, and hardware teams, steering model architecture innovation to maximize scaling, quality, and hardware efficiency.
• Architect and oversee the development of next-generation configurable simulation frameworks and cycle-accurate performance models, setting the standard for how the organization evaluates complex micro-architectural decisions.
• Advocate system-level performance analysis across highly distributed ML systems, innovating new methodologies to balance compute, memory bandwidth, and inter-chip network requirements.
• Manage cross-functional partnerships across hardware engineering, compiler development, and ML research to influence broad organizational strategy and transition paradigm-shifting concepts into production.

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.