STA Engineer

eInfochips (An Arrow Company)

San Jose (CA)

On-site

USD 140,000 - 220,000

Full time

19 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

401k, With Matching Contributions
Short-Term/Long-Term Disability Ins.
HSA/HRA Options
Tuition Reimbursement

Job summary

eInfochips, an Arrow company, is seeking an experienced timing engineer to develop and verify timing constraints for ASIC designs in a collaborative, cross-functional team. You will work with RTL, verification, synthesis, and DFT groups to resolve timing and implementation issues, ensuring timing closure across modes, including DFT.

Proficiency with STA tools and scripting is required. The role is fully on-site in San Jose, CA, and offers a comprehensive benefits package as part of Arrow's

Qualifications

  • 5+ years of hands-on experience developing and verifying timing constraints.
  • Hands-on experience with RTL design.
  • Experience debugging PCIe timing constraints and memory timing constraints.
  • Experience with CDC/RDC and Conformal verification.

Responsibilities

  • Develop, review, debug, and verify timing constraints for ASIC designs.
  • Collaborate with RTL design, verification, synthesis, and DFT teams to resolve timing and implementation issues.
  • Analyze timing behavior and support timing closure across functional and test operating modes, including DFT modes.
  • Debug timing constraints and reports using industry-standard STA and synthesis tools.

Skills

Timing constraint development
RTL design collaboration
Scripting (Perl Tcl Python)
Debugging timing constraints
DFT timing integration
SDC debugging
PCIe timing constraints
Tool-assisted analysis

Education

Bachelor's degree in Electrical Eng or related
Master's degree in Electrical Eng or related
PhD in related field

Tools

Synopsys PrimeTime STA
Synopsys Fusion Compiler
Synopsys Design Compiler
Synopsys TCM
Tessent (DFT)

Job description

  • Develop, review, debug, and verify timing constraints for ASIC designs.
  • Contribute to RTL design and collaborate with design, verification, synthesis, and DFT teams to resolve timing and implementation issues.
  • Analyze timing behavior and support timing closure across functional and test operating modes, including DFT modes where applicable.
  • Debug timing constraints and reports using industry-standard STA and synthesis tools.
  • Use scripting and automation to improve constraint checks, analysis, and engineering workflows.
What We Are Looking For:
  • Bachelor's degree and 5 years of related experience, or Master's degree and 5 years of related experience, or PhD and 3 years of related experience.
  • Prior hands-on experience developing and verifying timing constraints.
  • Prior hands-on experience with RTL design.
  • Programming experience with at least two of the following: Perl, Tcl, Python, or Makefile.
  • Experience debugging and analyzing PCIe timing constraints and TSMC memory timing constraints.
  • Experience with RTL design, CDC/RDC, and Conformal verification.
  • Experience debugging and analyzing timing constraints and closing timing for DFT modes, including scan shift/capture and BIST.
  • Experience debugging SDC and using Synopsys TCM and PrimeTime STA tools.
  • Experience with Synopsys Fusion Compiler and Design Compiler synthesis tools.
  • Experience with Tessent, including DFT insertion in RTL.
What's In It for You:
  • At Arrow, we recognize that financial rewards and great benefits are important aspects of an ideal job. That's why we offer competitive financial compensation, including various compensation plans and a solid benefits package.
  • 401k, With Matching Contributions
  • Short-Term/Long-Term Disability Insurance
  • Health Savings Account (HSA)/Health Reimbursement Account (HRA) Options
  • Tuition Reimbursement
  • And more!
Work Arrangement Fully On-Site:

Must be able to travel to an Arrow Client office location as requested by Arrow Client leadership.

Location:

Complete On-Site at San Jose, CA.

About eInfochips:

eInfochips, an Arrow company (Fortune #133), is a leading global provider of product engineering and semiconductor design services. A rich history of over two decades, with over 500+ products developed and 40M deployments in 140 countries, eInfochips continues to fuel technological innovations in multiple verticals. eInfochips has strategic technology partnerships with Qualcomm, NVIDIA, NXP, Analog Devices, Texas Instruments, Amazon, Microsoft and Google to name a few. Along with Arrow's $38B in revenues, 22,000 employees, and 345 locations serving over 80 countries, eInfochips is primed to accelerate connected products innovation for 150,000+ global clients. eInfochips acts as a catalyst to Arrow's Sensor-to-Sunset initiative and offers complete edge-to-cloud capabilities for its clients. Please visit www.einfochips.com for our portfolio of product engineering services across various industries & verticals.

EEO Statement:

Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status. (Arrow EEO/AAP policy).

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Physical Design Engineer
Senior Physical Design Engineer

eInfochips (An Arrow Company) • San Jose (CA)

On-site
USD 130,000 - 170,000
401k with matching contributions
Disability Insurance
Health Savings Account (HSA) / Health)
+2
Physcial Design Engineer
Physcial Design Engineer

Arrow Electronics • Austin (TX)

On-site
USD 140,000 - 170,000
Medical, Dental, Vision Insurance
401k with Matching Contributions
Paid Time Off
Design Verification Engineer (eInfochips Inc)
Design Verification Engineer (eInfochips Inc)

Arrow Electronics • San Jose (CA)

On-site
USD 150,000 - 210,000
Medical, Dental, Vision
401k with Matching Contributions
Disability Insurance
+4
Senior STA Engineer — ASIC Timing & RTL Expert
Senior STA Engineer — ASIC Timing & RTL Expert

eInfochips (An Arrow Company) • San Jose (CA)

On-site
USD 140,000 - 220,000
401k, With Matching Contributions
Short-Term/Long-Term Disability Ins.
HSA/HRA Options
+1
Design Verification Engineer
Design Verification Engineer

eInfochips (An Arrow Company) • San Jose (CA)

On-site
USD 140,000 - 190,000
401k with matching
Disability insurance
HSA/HRA options
+2
IP Verification Engineer
IP Verification Engineer

eInfochips (An Arrow Company) • Mountain View (CA)

On-site
USD 150,000 - 190,000
IP Integration Engineer
IP Integration Engineer

eInfochips (An Arrow Company) • United States

Remote
USD 120,000 - 180,000
401k with matching
Disability Insurance
HSA/HRA Options
+2
Senior Design Verification Engineer
Senior Design Verification Engineer

eInfochips (An Arrow Company) • Mountain View (CA)

On-site
USD 150,000 - 210,000
401k Matching Contributions
Disability Insurance
HSA/HRA Options
+1
SOC/IP Integration Engineer (eInfochips)
SOC/IP Integration Engineer (eInfochips)

Arrow Electronics • Austin (TX)

Remote
USD 120,000 - 190,000
Medical, Dental, Vision Insurance
401k, With Matching Contributions
Short-Term/Long-Term Disability
+5
Hardware Engineer
Hardware Engineer

eInfochips (An Arrow Company) • Benton Harbor (MI)

On-site
USD 120,000 - 150,000
401k with matching
Disability insurance
HSA/HRA options
+1