Sr. Engineer, SoC Design Verification

Tenstorrent Inc.

Boston, Santa Clara (MA, CA)

Hybrid

USD 100,000 - 500,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Tenstorrent is seeking a SoC Design Verification Engineer to lead pre-silicon verification of the Beowulf SoC, focusing on the Compute Subsystem, DDR memory, and Fabric NoC. This role is hybrid, based out of Boston, MA; Toronto, ON; or Santa Clara, CA.

We welcome candidates at various experience levels; offers will align with that level, which may differ from the posting. You will collaborate with architecture, RTL, firmware, emulation, and system teams to ensure silicon success.

Qualifications

  • Deep expertise in UVM, SystemVerilog, and coverage-driven verification.
  • Experience verifying compute subsystems, DDR controllers, and NoC interconnects.
  • Proficient in Python, C/C++, Tcl; familiar with verification automation tools.
  • Strong cross-functional collaboration and debugging skills.
  • Comfortable with reset, power management, and high-concurrency scenarios.

Responsibilities

  • Develop and own scalable pre-silicon verification environments for CSS, DDR, and Fabric NoC.
  • Write and execute test scenarios for compute operation, memory traffic, and coherency.
  • Analyze coverage gaps, debug failures, and drive root-cause analysis with multiple teams.
  • Plan regression quality, coverage closure, and signoff for major SoC features.
  • Automate verification flows with scripting and reusable infrastructure.
  • Mentor engineers and contribute to verification methodology.

Skills

UVM
SystemVerilog
Coverage-driven verification
Assertions
Debug
Python
C/C++
Tcl

Tools

CocoTB

Job description

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

Tenstorrent is seeking a SoC Design Verification Engineer to lead pre-silicon verification of the Beowulf SoC, with focus on the Compute Subsystem (CSS), DDR memory subsystem, and Fabric NoC. This role will drive coverage, coherency, memory traffic, connectivity, error handling, and bring-up features critical to silicon success.

This role is hybrid, based out of Boston, MA; Toronto, ON; or Santa Clara, CA.

We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Who You Are
  • Deeply curious about SoC architecture, compute systems, DDR behavior, and Fabric NoC/interconnect verification.
  • Expert in UVM, SystemVerilog, coverage-driven verification, assertions, and subsystem-level debug.
  • Experienced in verifying compute subsystems, DDR controllers and PHY-facing logic, NoC/interconnect protocols, coherency, ordering, and data movement.
  • Comfortable with reset, power management, error handling, performance, and high-concurrency system scenarios.
  • Proactive, detail-oriented, and effective in cross-functional technical discussions.
  • Familiar with Python, C/C++, Tcl, CocoTB, or similar verification automation tools.
What We Need
  • Develop and own scalable verification environments for Beowulf SoC CSS, DDR, and Fabric NoC across subsystem and full-SoC levels.
  • Write, refine, and execute test scenarios for compute operation, memory initialization and traffic, coherency, routing, ordering, QoS, power management, error handling, and data movement.
  • Analyze coverage gaps, debug failures, drive root-cause analysis, and collaborate closely with architecture, RTL, firmware, emulation, and system teams.
  • Drive verification planning, regression quality, coverage closure, and signoff for major SoC features.
  • Automate verification flows using scripting, reusable infrastructure, and AI productivity tools.
  • Mentor engineers and contribute to verification methodology and design-for-verification improvements.
What You Will Learn
  • In-depth SoC verification across compute, DDR, coherency, and Fabric NoC using modern workflows, tooling, and scripting.
  • Integration of pre-silicon SoC verification with emulation, silicon bring-up, and platform validation strategies.
  • How AI-driven automation reshapes modern DV workflows.
  • Exposure to high-performance, system-level verification in advanced AI SoC designs.

Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.

As set forth in Tenstorrent’s Equal Employment Opportunity policy,we do not discriminate on the basis of any protected group status under any applicable law.

This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. Engineer, SoC Design Verification Engineer, System Management Controller
Sr. Engineer, SoC Design Verification Engineer, System Management Controller

AI Chopping Block • Santa Clara (CA), Northern (KY)

Hybrid
USD 100,000 - 500,000
Sr. Engineer, SoC Design Verification Engineer, System Management Controller
Sr. Engineer, SoC Design Verification Engineer, System Management Controller

Tenstorrent • California (MO)

Hybrid
USD 100,000 - 500,000
SoC Digital Verification Sr. Staff Engineer, SoC Design Verification Boston, Massachusetts, United States; Ottawa, Ontario, Canada; Santa Clara, California, United States; Toronto, Ontario, Canada
SoC Digital Verification Sr. Staff Engineer, SoC Design Verification Boston, Massachusetts, United States; Ottawa, Ontario, Canada; Santa Clara, California, United States; Toronto, Ontario, Canada

Tenstorrent • Boston (MA), Northern (KY)

Hybrid
USD 100,000 - 500,000
Sr. Staff Engineer, SoC Design Verification
Sr. Staff Engineer, SoC Design Verification

Tenstorrent • Boston (MA), Santa Clara (CA)

Hybrid
CAD 138,000 - 691,000
Sr. Engineer, SoC Design Verification, PCIe
Sr. Engineer, SoC Design Verification, PCIe

Tenstorrent • Boston (MA)

Hybrid
USD 100,000 - 500,000
Competitive compensation package
Equal opportunity employer
Full-Chip Physical Design Verification Engineer
Full-Chip Physical Design Verification Engineer

Tenstorrent • Santa Clara (CA)

Hybrid
USD 100,000 - 500,000
Highly competitive compensation package
Equal opportunity employer
Full-Chip Physical Design Verification Engineer
Full-Chip Physical Design Verification Engineer

Tenstorrent • United States

Hybrid
USD 100,000 - 500,000
Full-Chip Physical Design Verification Engineer
Full-Chip Physical Design Verification Engineer

Tenstorrent Unlisted/Referral Jobs • Santa Clara (CA)

Hybrid
USD 100,000 - 500,000
Sr. Staff Engineer, Front-End Verification
Sr. Staff Engineer, Front-End Verification

Tenstorrent • Austin (TX)

Hybrid
USD 100,000 - 500,000
Sr. Staff Engineer, Front-End Verification
Sr. Staff Engineer, Front-End Verification

Tenstorrent • Town of Texas (WI)

Hybrid
USD 100,000 - 500,000