SoC Verification Engineer for High-Performance ASICs

Qualcomm

San Diego (CA)

On-site

USD 98,500 - 147,700

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Qualcomm Technologies, Inc. is seeking an ASIC Engineer to define, model, design and verify IP for high-performance, low-power products.

You will work on digital and/or analog blocks, and collaborate with cross-functional teams to scope architectures and implementation strategies. The role requires a Bachelor's degree and practical experience with ASIC flows, plus familiarity with RTL to GDS, scripting, and verification methods.

Qualifications

  • Bachelor's degree in Science, Engineering, or related field.
  • Master's degree preferred in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
  • 6+ months of experience with architecture and design tools.
  • 6+ months of experience with scripting languages.
  • 6+ months of experience with design verification methods.

Responsibilities

  • Applies ASIC knowledge to assist and support the defining, modeling, designing (digital and/or analog), optimizing, verifying, validating, implementing, and documenting of IP (block/SoC) development for high performance, low power products.
  • Assists in forming architectures, circuit specifications, and logic designs based on system-level requirements.
  • Collaborates with team to develop implementation strategies meeting system and customer needs.
  • Supports evaluation of process flow from high-level design to synthesis, place and route, timing and power use, and verification for custom design/layout flow.
  • Uses tools (e.g., RTL to GDS Flow, Virtuoso) to architect and design IP portions of a block/SoC or IC package.
  • Writes technical documentation for EDA/IP/ASIC projects.

Skills

Architecture and design tools
Scripting languages
Design verification methods

Education

Bachelor's degree in Science/Engineering
Master's degree in Electrical/Electronic Engineering/CS

Tools

RTL to GDS Flow
Virtuoso

Job description

Qualcomm Technologies, Inc. is seeking an ASIC Engineer to define, model, design and verify IP for high-performance, low-power products.

You will work on digital and/or analog blocks, and collaborate with cross-functional teams to scope architectures and implementation strategies. The role requires a Bachelor's degree and practical experience with ASIC flows, plus familiarity with RTL to GDS, scripting, and verification methods.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SoC Verification & Methodology Engineer
SoC Verification & Methodology Engineer

Nutanix • San Diego (CA)

On-site
USD 99,000 - 148,000
High-Performance ASIC Design & Verification Engineer
High-Performance ASIC Design & Verification Engineer

Nutanix • Santa Clara (CA)

On-site
USD 107,000 - 161,000
Senior ASIC Verification & Methodology Engineer
Senior ASIC Verification & Methodology Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
ASIC Verification Architect for High-Performance SoCs
ASIC Verification Architect for High-Performance SoCs

Qualcomm • Santa Clara (CA)

On-site
USD 107,000 - 161,000
Staff ASIC Design & Verification Engineer (High-Impact)
Staff ASIC Design & Verification Engineer (High-Impact)

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Competitive bonus program
RSU grants
Excellent benefits package
SOC Verification & Design Methodology Engineer
SOC Verification & Design Methodology Engineer

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
Annual bonus
RSU grants
SOC Verification & IP Methodology Engineer
SOC Verification & IP Methodology Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
High-Performance Digital ASIC Designer for SoCs
High-Performance Digital ASIC Designer for SoCs

Nutanix • San Diego (CA)

On-site
USD 99,000 - 148,000
Competitive benefits package
RSU grants
Annual bonus program
High-Performance Digital ASIC Design Engineer
High-Performance Digital ASIC Design Engineer

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
Equal opportunity employer
ASIC Physical Design Engineer — Low-Power IP/SoC
ASIC Physical Design Engineer — Low-Power IP/SoC

Qualcomm • Santa Clara (CA), Northern (KY)

Hybrid
USD 107,000 - 161,000