SoC Static Timing Analysis (STA) Engineer, HBM

Micron Technology, Inc; Folsom (CA); On-site; USD 199,000 - 347,000; Full time

Job summary

Micron Technology, Inc. is seeking a senior SoC Static Timing Analysis Engineer for HBM products. The role owns chip‑level timing sign‑off across modes and corners, driving AI‑assisted timing methodologies and sign‑off readiness from design through tape‑out.

You will collaborate with RTL, physical design, DFT, and verification teams to ensure timing integrity, build automation, and enable AI‑driven workflows for improved efficiency.

Qualifications

• Owning chip-level STA and timing sign-off on multiple tape-outs (5nm or below).
• Expert with prime timing tools and cadence flows for timing analysis and sign-off.
• Strong Python/Tcl for timing flow automation and reporting.

Responsibilities

• Drive development of AI‑enabled timing closure methods for next‑gen chips.
• Own end-to-end chip-level STA sign-off across all checks, modes, corners, and conditions.
• Develop, validate, and maintain SDC constraints for clocks, resets, and interfaces.
• Collaborate with RTL, physical design, and DFT teams to achieve timing closure.
• Perform MMMC analysis including clock domain crossing and OCV variants.
• Lead automation for timing flows and post‑silicon timing correlation.

Skills

Python scripting

Tcl scripting

Timing closure

SDC constraints

Tools

Synopsys PrimeTime

Cadence Tempus

Job description

SoC Static Timing Analysis (STA) Engineer, HBM

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

As a Static Timing Analysis (STA) Engineer, you will be part of the Heterogeneous Integration Group (HIG), owning chip‑level timing sign‑off for next‑generation HBM products. You will work closely with RTL design, physical design, architecture, DFT, verification, and product teams to ensure timing integrity and drive timing closure across all modes and corners from initial design through tape‑out. You will also lead the effort to enable and integrate AI‑driven tools and AI‑enabled workflows into the team's methodologies.

This is a hands‑on senior technical role for someone passionate about chip‑level STA ownership, constraint authoring, timing closure, methodology development, and pre-/post‑silicon timing correlation.

Key Responsibilities will include, but are not limited to:

• Drive development of AI‑hardware for next‑gen LLM workloads, applying knowledge of gen‑AI to drive AI‑enabled timing closure methods.
• Own end‑to‑end chip‑level static timing analysis and sign‑off across all checks, modes, corners, and voltage and temperature conditions.
• Develop, maintain, and validate sign‑off quality Synopsys Design Constraints (SDC) for clocks, resets, high‑bandwidth memory (HBM) interfaces, design for test (DFT), and configuration logic.
• Drive timing closure at block, subsystem, and full‑chip levels through critical path analysis, engineering change orders (ECOs), and close collaboration with physical design on placement, clock tree synthesis, and routing.
• Perform multi‑mode, multi‑corner (MMMC) analysis including clock domain crossing timing, on‑chip variation (OCV, AOCV, POCV), and advanced‑node timing methodologies.
• Lead signal integrity and crosstalk analysis, identify noise‑induced timing issues, and partner with physical design teams on mitigation strategies.
• Build and maintain static timing analysis automation and flows using Python and Tcl for reporting, regression tracking, quality of results dashboards, and sign‑off readiness.
• Conduct post‑silicon timing correlation and develop organization‑wide static timing analysis methods. Define sign‑off standards, timing closure guidelines, readiness reviews, and tape‑out sign‑off gates. Communicate timing status, risks, and closure plans clearly to design leads and senior management.

Minimum Qualifications:

• 15+ years of hands‑on experience owning chip‑level static timing analysis and full timing sign‑off on multiple tape‑outs at 5nm or below.
• Deep expertise with industry‑standard static timing analysis tools such as Synopsys PrimeTime and/or Cadence Tempus.
• Expert understanding of advanced timing concepts including multi‑mode multi‑corner analysis, on‑chip variation, signal integrity, and power‑aware timing.
• Proven ability to develop and manage complex hierarchical SDC constraints for large systems on chip with multiple clock and power domains.
• Proficiency in Python and/or Tcl scripting for timing flow automation, constraint management, and quality of results reporting.

Preferred Qualifications:

• Experience with high‑bandwidth memory (HBM), dynamic random‑access memory (DRAM), or memory‑centric system‑on‑chip designs.
• Exposure to design for test timing, including scan, memory built‑in self‑test (MBIST), and Joint Test Action Group (JTAG) interfaces.
• Experience with chiplet‑based or three‑dimensional integrated circuit designs and die‑to‑die interface timing methodologies.

Job Profile(s):

Machine Learning Engineering MTS

Relocation Level: TBD

The US base salary range that Micron Technology estimates it could pay for this full‑time position is: $199,000.00 - $347,000.00 a year

Additional compensation may include benefits, bonuses and equity.

Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job‑related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time‑off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.