SoC Power Validation Engineer

Qualcomm

San Diego (CA)

On-site

USD 115,600 - 173,400

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Qualcomm is looking for a Power Validation Engineer in San Diego to ensure SoC quality through validation techniques. Key responsibilities include executing power testing, collaborating with designers, and employing scripting for automation.

The ideal candidate holds a Bachelor's degree in Electrical Engineering or a related field, has programming experience in C and Python, and possesses good analytical skills. This position offers a salary range of $115,600 to $173,400.

Qualifications

  • Bachelor's degree in Computer Science, Electrical Engineering, or related field.
  • Knowledge of Python or scripting languages for automation.
  • Experience in silicon parametric testing/characterization is a plus.

Responsibilities

  • Perform Pre-Si and Post-Si power correlation, debug, and analysis.
  • Execute PVT testing; analyze data and extract key metrics.
  • Collaborate with architects and designers to define validation plans.
  • Document observations; propose solutions to optimize power consumption.
  • Debug low-level software and hardware issues.

Skills

Digital design fundamentals
Post-silicon validation techniques
Programming in C
Python or similar scripting languages
Analytical skills

Education

Bachelor’s degree in Computer Science
Bachelor’s degree in Electrical Engineering

Tools

JTAG debug tools
Logic analyzers
Oscilloscopes

Job description

Company

Qualcomm Technologies, Inc.

Job Area

Engineering Group, Engineering Group > ASICS Engineering

General Summary

Qualcomm's validation team is a central part of the Global SoC hardware organization responsible for the overall quality of the SoC silicon. The validation team works closely with architects, designers, verification engineers, software engineers, and customers. As a Power Validation Engineer, your mission will be to ensure SoC quality by using post‑silicon validation techniques to verify CPU/GPU/DDR/NOC power at core and system level. You are expected to have excellent understanding of digital design fundamentals, SoC Power trees and low‑power techniques, and develop deep knowledge of SoC system architecture, power reduction and optimization methods.

Responsibilities
  • Perform Pre‑Si and Post‑Si Power, thermal & performance correlation, debug, and analysis at the system level across various SoC IPs.
  • Execute regression and PVT (Process, Voltage, Temperature) testing across different parts, lots, and wafers; analyze the data and extract key metrics.
  • Collaborate with architects, designers, and verification engineers to define and execute comprehensive validation plans, identify gap/risk areas.
  • Document observations and analysis; propose innovative solutions to optimize hardware and software to achieve world‑class chipset low power consumption.
  • Debug low‑level software and hardware issues, utilizing various debug tools like JTAG and kernel debuggers.
  • Conduct Vmin/Fmax measurements and collect data for performance characterization.
  • Automate validation flows, data collection, and analysis using Python or similar scripting languages.
Preferred Qualifications
  • Bachelor’s degree in Computer Science, Electrical Engineering, or a related field.
  • Knowledge of Python or similar scripting languages for automation.
  • Familiarity with prompt engineering to utilize AI.
  • Understanding of mobile chip architecture (CPU, GPU, DDR, NOCs, etc.) and debugging low‑level software and hardware issues.
  • Basic RTL understanding and exposure to transistor power fundamentals.
  • Experience in silicon parametric testing/characterization (Vmin/Power) is a plus.
  • Excellent programming and scripting skills in preferred languages (C & Python).
  • Ability to use lab equipment for testing and validation, including logic analyzers and oscilloscopes.
  • Debug tools including JTAG and kernel debuggers like Lauterbach Trace32 debug platform.
  • Good analytical and multitasking skills, understanding of deadline requirements.
  • Must excel in a dynamic team working environment working on complex SoCs.
  • Ability to work independently with little supervision.
  • Green card or Citizenship preferred.
Education
  • Required: Bachelor’s degree in Computer and/or Electrical Engineering.
  • Preferred: Master’s degree in Computer and/or Electrical Engineering.
Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field.
EEO Statement

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities.

Pay Range

$115,600.00 - $173,400.00

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

PST Validation Engineer
PST Validation Engineer

Qualcomm • San Diego (CA)

On-site
USD 98,000 - 148,000
Competitive annual discretionary bonus
RSU grants
Comprehensive benefits package
Microprocessor Silicon Validation and Optimization Engineer-Staff
Microprocessor Silicon Validation and Optimization Engineer-Staff

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Low Power Design/Methodology Engineer
Low Power Design/Methodology Engineer

Qualcomm • San Diego (CA)

On-site
USD 115,000 - 174,000
Competitive annual discretionary bonus
Opportunity for annual RSU grants
Highly competitive benefits package
ASICS Design Verification Engineer
ASICS Design Verification Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Competitive salary
Discretionary bonus program
Annual RSU grants
+1
SoC Debug Engineer
SoC Debug Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Competitive annual discretionary bonus program
Opportunities for annual RSU grants
SOC Design Verification Engineer-Staff
SOC Design Verification Engineer-Staff

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Competitive bonus program
RSU grants
Excellent benefits package
SOC Platform Architect - IP Power
SOC Platform Architect - IP Power

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Annual discretionary bonus
RSU grants
Comprehensive benefits package
Senior Director Power Architecture, Datacenter AI
Senior Director Power Architecture, Datacenter AI

Qualcomm • San Diego (CA)

On-site
USD 250,000 - 376,000
#Software Engineer - Power and Limits Management
#Software Engineer - Power and Limits Management

Qualcomm • San Diego (CA)

On-site
USD 100,000 - 130,000
SOC Verification and Methodology Engineer -Staff
SOC Verification and Methodology Engineer -Staff

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000