SoC Physical Design Engineer, Senior Member of Technical Staff (SMTS)

Micron Technology, Inc.; Folsom (CA); On-site; USD 177,000 - 334,000; Full time

Job summary

Micron Technology, Inc. is seeking an SoC Physical Design Engineer within the Heterogeneous Integration Group (HIG).

You will drive implementation of advanced SoC logic/base die from netlist to GDSII, collaborating with RTL, verification, DFT, IP providers, packaging and manufacturing to deliver PPA and robust tapeout signoff. Key responsibilities include floorplanning, placement, routing, timing closure across MMMC scenarios, and integration of complex IP with robust power integrity.

Qualifications

• Strong experience in SoC physical design implementation from netlist to GDSII on advanced nodes.
• Proficiency with EDA tools: Cadence Innovus/Tempus, Synopsys ICC2/PrimeTime, Siemens Calibre.
• Knowledge of UPF/CPF power delivery concepts and power integrity considerations.
• Exposure to hierarchical physical design and top-level assembly for large-scale integration.
• Proven tapeout history on advanced foundries (e.g., TSMC).
• Strong scripting abilities in Python, TCL, Perl, or shell.

Responsibilities

• Own physical implementation for SoC blocks and/or top-level, including floorplanning, placement, CTS, routing, and optimization to meet PPA targets.
• Drive timing closure across MMMC scenarios; collaborate with RTL, architecture, and STA for convergence.
• Ensure clocking/reset strategy, power architecture, and SoC integration meet requirements.
• Integrate complex IP (controllers, NOC, interfaces, MBIST/DFT) with robust physical integration and timing/power integrity.
• Coordinate physical signoff (DRC/LVS, EM/IR drop, timing), addressing violations efficiently.
• Collaborate with packaging, test, and manufacturing to ensure manufacturability and quality; support tapeout checks and post-silicon debug.
• Identify flow gaps and improve productivity via scripting/automation.

Skills

SoC physical design

Power integrity

Floorplanning & routing

Timing closure

IP integration

Scripting (Python/TCL/Perl)

Tapeout experience

Top-level integration

Education

Bachelor’s or Master’s degree in Electrical/Computer Engineering or related field

Tools

Cadence Innovus/Tempus

Synopsys ICC2/PrimeTime

Siemens Calibre

Job description

Our vision is to transform how the world uses information to enrich life for all .

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Our vision is to transform how the world uses information to enrich life for all. Join an inclusive team passionate about one thing: using their expertise in the relentless pursuit of innovation for customers and partners. The solutions we build help make everything from virtual reality experiences to breakthroughs in neural networks possible. We do it all while committing to integrity, sustainability, and giving back to our communities. Because doing so can fuel the very innovation we are pursuing.

As an SoC Physical Design Engineer in the Heterogeneous Integration Group (HIG), you will drive the implementation of advanced HBM SoC logic/base die designs from netlist to GDSII. You will work closely with RTL design, verification, DFT, IP providers, packaging/assembly, and manufacturing teams to deliver best‑in‑class PPA (performance, power, area) and robust signoff collateral for tapeout. This is a hands‑on role with opportunities to own blocks or top‑level integration across multiple product generations.

Key Responsibilities

• Own physical implementation for SoC blocks and/or top-level, including floor planning, placement, CTS, routing, and physical optimization to meet PPA targets.
• Drive timing closure (setup/hold) across multi-mode/multi-corner (MMMC) scenarios; partner with RTL, architecture, and STA/signoff to converge designs.
• Collaborate with design and integration teams to ensure clean implementation of clocking/reset strategy, power architecture, and SoC integration requirements.
• Integrate and implement complex IP (e.g., controllers, microcontrollers, NOC, interfaces, MBIST/DFT logic, buffers, PHY‑adjacent logic) with focus on robust physical integration and timing/power integrity.
• Perform and/or coordinate physical signoff, including DRC/LVS, IR drop/EM, and timing signoff, addressing violations efficiently.
• Work with packaging, assembly, test, probe, and manufacturing stakeholders to ensure design meets manufacturability and quality requirements.
• Support tapeout execution (checklists, ECO flows, signoff reviews) and contribute to post-silicon debug by correlating silicon behavior with PD/STA/power analysis.
• Identify flow gaps and improve productivity through scripting/automation and best-practice methodology development.

Required Qualifications

• Strong experience in SoC physical design implementation from netlist to GDSII on advanced nodes and complex designs.
• Proficiency with industry EDA tools (e.g., Cadence Innovus/Tempus, Synopsys ICC2/PrimeTime, Siemens Calibre or equivalent).
• Experience with power intent and power delivery considerations (e.g., UPF/CPF concepts, power grid planning, power gating implications).
• Exposure to hierarchical physical design, top-level assembly, partitioning guidelines, and large-scale integration methodology.
• Knowledge of IR/EM analysis, noise, coupling/crosstalk considerations, and mitigation strategies.
• Proven tapeout history on advanced foundries (e.g., TSMC) and understanding of full-cycle SoC development flows.
• Strong scripting/automation skills using Python, TCL, Perl, and/or shell.

Preferred Qualifications

• Experience with HBM / DRAM adjacent SoC designs, or memory-subsystem-heavy SoCs.
• Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
• Minimum 15 years of experience in a related field.

The US base salary range that Micron Technology estimates it could pay for this full-time position is:

$177,000.00 - $334,000.00 a year

Additional compensation may include benefits, bonuses and equity.

Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.