Silicon Co-Design Engineer: Safety, Reliability & Security

NVIDIA Corporation

Santa Clara (CA)

On-site

USD 168,000 - 265,000

Full time

6 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Equity program
Benefits package

Job summary

NVIDIA Corporation is seeking an experienced engineer to co-design, bring up, and validate analog, digital, and mixed-signal circuits driving safety, security, reliability, and performance features. You will work across full PVT space from first power-on to production sign-off.

You will build methodologies to correlate measured circuit behavior with pre-silicon predictions, trace failures to root causes, and create automation and data pipelines that improve coverage and reduce cycle time.

Qualifications

  • BS or MS in Electrical Engineering, Computer Engineering, or equivalent experience in the lab.
  • 8+ years of hands-on silicon bring-up, frequency and power characterization, or post-silicon validation on real hardware.
  • Strong circuit fundamentals — analog, digital, and mixed-signal — with the intuition to know what you're measuring and why it matters.
  • Hands-on lab depth: oscilloscopes, multimeters, DAQs, spectrum analyzers, and silicon debug tools.
  • Comfort with tester-to-system correlation.
  • Depth in product binning, PVT analysis, guard-banding, and optimization trade-offs.
  • Enough statistical fluency to know when a distribution is telling you something.
  • Exposure to critical path analysis, power integrity, dI/dt and PDN analysis, transistor physics, and silicon reliability and aging mechanisms.
  • Scripting proficiency in Python, C/C++, or equivalent.
  • You build the infrastructure your characterization depends on.

Responsibilities

  • Own the co-design, bring-up, and post-silicon validation of the analog, digital, and mixed-signal circuits that underpin NVIDIA's safety, security, reliability, and performance enhancement features — across the full PVT space, from first power-on through production sign-off.
  • Close the simulation-to-silicon gap.
  • Build methodologies that correlate measured circuit behavior against pre-silicon predictions, quantify where the model diverges from reality, and produce analysis that design and architecture teams can act on with confidence.
  • Trace failures to their source — a circuit marginality, a power integrity interaction, a process corner the model didn't anticipate, or a system-level coupling — and drive the resolution all the way through to confirmation.
  • Own and build AI agents that work at your direction: automated test orchestration, intelligent data pipelines, and analysis flows that expand coverage and compress cycle time without sacrificing rigor.
  • Know where AI accelerates real work and where it introduces risk.
  • Build the tools your work depends on.
  • Design and own automation and analysis infrastructure that lets you execute efficiently across multiple products simultaneously without sacrificing depth or coverage.
  • Sit at the decision table. Your data drives binning strategy, guard-band decisions, reliability sign-off, and design improvements for future programs.
  • When the data is ambiguous, your analysis is what resolves it.
  • Lead and mentor junior engineers and interns. Raise the technical floor of the team around you.

Skills

Python
C/C++
Data analysis

Education

BS or MS in Electrical Engineering or Computer Engineering

Tools

Oscilloscopes
Multimeters
DAQs
Spectrum analyzers
Silicon debugging tools

Job description

NVIDIA Corporation is seeking an experienced engineer to co-design, bring up, and validate analog, digital, and mixed-signal circuits driving safety, security, reliability, and performance features. You will work across full PVT space from first power-on to production sign-off.

You will build methodologies to correlate measured circuit behavior with pre-silicon predictions, trace failures to root causes, and create automation and data pipelines that improve coverage and reduce cycle time.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Silicon Co-Design Engineer - Security Reliability
Senior Silicon Co-Design Engineer - Security Reliability

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Equity
Benefits
Silicon Co-Design Engineer: Safety & Reliability Lead
Silicon Co-Design Engineer: Safety & Reliability Lead

NVIDIA Corporation • Santa Clara (CA)

Hybrid
USD 168,000 - 265,000
Senior Silicon Co-Design Engineer: Secure, Reliable Circuits
Senior Silicon Co-Design Engineer: Secure, Reliable Circuits

Socket.dev • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Equity
Benefits
Senior Silicon Circuit Co-Design Engineer
Senior Silicon Circuit Co-Design Engineer

NVIDIA • United States

On-site
USD 180,000 - 320,000
Senior Silicon Circuit Co-Design Engineer
Senior Silicon Circuit Co-Design Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Senior Silicon Circuit Co-Design Engineer
Senior Silicon Circuit Co-Design Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Equity
Benefits
Senior Silicon Circuit Co-Design Engineer
Senior Silicon Circuit Co-Design Engineer

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Equity program
Benefits package
Senior Circuit Design Engineer - Mixed-Signal & Timing Lead
Senior Circuit Design Engineer - Mixed-Signal & Timing Lead

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Senior Low-Power Silicon Validation & AI-Driven Debug
Senior Low-Power Silicon Validation & AI-Driven Debug

NVIDIA Corporation • Santa Clara (CA), Northern (KY)

Hybrid
USD 168,000 - 311,000
Senior Circuit Design Engineer - Noise & Timing Innovator
Senior Circuit Design Engineer - Noise & Timing Innovator

NVIDIA • California (MO)

On-site
USD 168,000 - 265,000
Equity
Benefits package