Enable job alerts via email!

Signoff Static Timing Analysis and Spice CAD Engineer

Qualcomm

San Diego (CA)

On-site

USD 80,000 - 140,000

Full time

30+ days ago

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

An established industry player is seeking a talented engineer to join their innovative Global CAD team. This role focuses on enhancing Signoff solutions for Snapdragon chips, which power billions of mobile devices. You'll leverage your expertise in Signoff Timing and spice simulation to collaborate closely with various teams, driving advancements in methodologies and tools. If you have a passion for cutting-edge technology and thrive in a dynamic environment, this is the perfect opportunity for you to make a significant impact on the future of mobile computing.

Qualifications

  • 2-6 years of experience in Signoff Timing of SoCs at either top-level or block-level.
  • Deep knowledge of STA features and Timing concepts.

Responsibilities

  • Improve Timing and Cell Characterization methodology for diverse Snapdragon chips.
  • Interface with EDA vendors to enable production-ready tool sets.

Skills

Signoff Timing
Spice Simulation
CAD Development
Scripting Tools
Python
TCL
STA Features
Timing Concepts

Education

Bachelor's degree in Science
Master's degree or PhD in Computer Engineering
Electrical Engineering or related field

Job description

Company:

Qualcomm Technologies, Inc.

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

Join QCOM Technologies Inc vibrant Global CAD team pushing the limits of Signoff solutions for the Snapdragon chips powering billions of mobile devices. The position requires Signoff Timing and spice simulation experience, with CAD development skills to define and develop tools and methodologies for accuracy, compute, in close collaboration with Snapdragon Physical Design and Timing teams. Qualcomm is using leading edge internal and EDA technologies in the Signoff domain, including pioneering in genAI/ML, and developing good-by-construction hierarchical solution, as well as enabling the latest STA features to reduce conservatism in Signoff.

This role’s responsibilities will include:

  1. Improving the Timing and Cell Characterization methodology for diverse Mobile, Compute, AI, IoT Snapdragon chips.
  2. Participate in the enablement and validation of new cell characterization methodologies and features, through careful spice correlation and CAD development. Collaborate with AI team on ground-breaking initiatives for compute and turn-around time reduction.
  3. Correlation of STA tools with spice, version-to-version validation.
  4. Provide solutions to the Snapdragon design teams, analyze their requests, and address their requests through ticket queues.
  5. Interfacing with EDA vendors to enable production-ready tool sets that satisfy project’s requirement.
  6. Setting up, augmenting, and maintaining a regression of complex STA designs.

Preferred Qualifications:

  1. Bachelor’s degree, Masters degree or PhD in Computer Engineering, Electrical Engineering, or related field. Maths minor is a plus.
  2. Deep knowledge of STA features and Timing concepts.
  3. 2-6 years of experience in Signoff Timing of SoCs at either top-level or block-level.
  4. 2-6 years of experience with scripting tools and programming languages: Python and TCL preferred.

Principal Duties and Responsibilities:

  1. Participate to the STA and Cell Characterization flows and features enablement for foundry advanced process nodes, at block, subsystem, and top level.
  2. Participate to the enablement of new methodologies and features for turn-around time reduction on various subsystems such as Modem, GPU, CPU, DDR, Camera, Video, NSP.
  3. Interface and drive EDA vendor Application Engineers on the resolution of Signoff problems faced by the Snapdragon design teams.
  4. Participate to the specification of new Signoff CAD solutions addressing the PPA requirements of the design teams.
  5. Deep dive on STA or/and spice issues and establish as a go-to domain expert.
  6. Participate along with Qualcomm talented AI team to R&D initiatives driving differentiation in terms of compute and turn-around time.

Minimum Qualifications:

  1. Bachelor's degree in Science, Engineering, or related field.
Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Signoff Static Timing Analysis and Spice CAD Engineer

California Jobs

San Diego

On-site

USD 98,000 - 148,000

4 days ago
Be an early applicant

Signoff Static Timing Analysis and Spice CAD Engineer

Qualcomm

San Diego

On-site

USD 98,000 - 148,000

13 days ago

Structural Analysis Engineer

Rock West Composites

San Diego

On-site

USD 105,000 - 130,000

2 days ago
Be an early applicant

CAD Engineer

Azzur Group

San Diego

On-site

USD 125,000 - 150,000

13 days ago

Custom Analysis CAD Engineer

Qualcomm

San Diego

On-site

USD 90,000 - 140,000

4 days ago
Be an early applicant

GPU Silicon Engineer

Qualcomm

San Diego

On-site

USD 108,000 - 163,000

30+ days ago