Signal Integrity Engineer New

Delart

Northern (KY)

Hybrid

USD 120,000 - 180,000

Full time

2 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Medical insurance
401(k) plan
Paid time off
Dental and vision coverage

Job summary

Delart in Kentucky is seeking an experienced signal integrity engineer to drive advanced SI initiatives for next‑gen high‑speed interfaces using electromagnetic modeling and PCB design knowledge. You will develop practical design guidelines and verify performance up to 448Gbps.

The role involves collaborating with PCB layout teams to optimize server, data-center, and network hardware designs, and requires 5+ years of SI experience with HFSS, Sigrity, PowerSI, SIwave, and ADS.

Qualifications

  • 5+ years hands-on signal integrity simulation for high-speed digital systems.
  • Proficiency with Ansys HFSS, Cadence Sigrity, PowerSI, Ansys SIwave, and Keysight ADS.
  • Experience with PAM4 and NRZ interfaces (e.g., 25Gbps+ links) in design/verification.
  • Strong PCB stack-up optimization, impedance control, and fabrication constraint knowledge.
  • Excellent technical documentation and cross-functional collaboration skills.

Responsibilities

  • Perform high-frequency electromagnetic simulations for high-speed interfaces using HFSS.
  • Execute comprehensive PDN analysis using industry-standard tools.
  • Analyze signal integrity for PAM4/NRZ interfaces with eye diagrams, jitter, and noise.
  • Apply impedance control and PCB manufacturing best practices in design guidelines.
  • Document simulation methods, results, and recommendations for hardware development.
  • Demonstrate familiarity with Ethernet high-speed standards (25G/100G/400G/800G) in workflows.
  • Collaborate with PCB layout engineers to optimize board designs for SI/PI in data-center hardware.

Skills

Signal integrity
PDN analysis
Technical documentation

Education

Master’s degree in Electrical Engineering or related field

Tools

Ansys HFSS
Cadence Sigrity
PowerSI
Ansys SIwave
Keysight ADS

Job description

Delart is home to a team of world-class engineers and project leaders dedicated to developing the next generation of advanced networking technologies, consumer devices, and innovative technology solutions. Trusted by some of the world’s leading technology companies, we deliver highly scalable, mission-critical solutions that power both consumer and business applications globally. Since our founding in 2017, we have been at the forefront of designing cutting-edge networking, telecommunications, and consumer products, while driving end-to-end project execution and creating transformative technology applications.

Overview

Drive advanced signal and power integrity initiatives for next-generation high-speed digital interfaces by leveraging deep simulation expertise and in-depth PCB design knowledge. This role is responsible for ensuring robust performance of interfaces up to 448Gbps through comprehensive electromagnetic modeling, analysis, and the development of practical design guidelines.

Responsibilities
  • Perform high-frequency electromagnetic simulations for high-speed interfaces (224Gbps, 448Gbps) using Ansys HFSS and Keysight ADS.
  • Execute comprehensive power delivery network (PDN) analysis using industry-standard simulation tools.
  • Analyze signal integrity for advanced interfaces such as PAM4 (56Gbps, 112Gbps) and NRZ (minimum 25Gbps), focusing on simulation-based validation and correlation with measurement data, including eye diagram analysis, jitter/noise analysis, and S-parameter correlation.
  • Apply and document impedance control, transmission line, and PCB manufacturing best practices in practical design guidelines.
  • Prepare thorough technical documentation of simulation methods, results, and recommendations to support hardware development processes.
  • Demonstrate familiarity with Ethernet high-speed interface standards (25G/100G/400G/800G) in simulation and analysis workflows.
  • Collaborate with PCB layout engineers to review and optimize board designs for signal and power integrity in server, data center, and network infrastructure hardware.
Minimum Qualifications
  • 5+ years of hands‑on experience in signal integrity simulation for high-speed digital systems.
  • Proficiency with simulation tools such as Ansys HFSS, Cadence Sigrity, PowerSI, Ansys SIwave, and Keysight ADS.
  • Direct experience with high-speed interface technologies, specifically with PAM4 (56Gbps, 112Gbps) and minimum 25Gbps NRZ links.
  • Extensive knowledge of signal and power integrity concepts, PCB stack‑up optimization, impedance control, and fabrication constraints.
  • Strong organizational skills and exceptional technical documentation abilities.
Preferred Qualifications
  • Master’s degree in Electrical Engineering, Physics, Mathematics, or a related discipline, or equivalent industrial experience.
  • 8+ years of experience in comprehensive signal and power integrity evaluation for high-performance electronic systems.
  • Advanced expertise in the development of design guidelines for ultra‑high-speed interconnects.
  • Experience collaborating with PCB fabrication vendors to implement and verify complex impedance‑controlled layouts.

Delart provides competitive benefits and compensation across all regions where we operate. In the United States, our benefits package includes premium PPO and HMO medical insurance, dental and vision coverage, flexible spending accounts (FSA), life insurance, short- and long-term disability insurance, a company‑matched 401(k) plan, and a generous paid time off policy.

Join us in shaping the future of technology.

Delart is an equal opportunity employer. We celebrate diversity and are dedicated to fostering an inclusive workplace for all employees. We strictly prohibit discrimination or harassment of any kind based on race, color, religion, age, sex, national origin, disability, genetics, veteran status, sexual orientation, gender identity, or any other characteristic protected by law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Signal Integrity Engineer
Signal Integrity Engineer

Delart • Austin (TX)

On-site
USD 120,000 - 190,000
Health insurance
401(k) company match
Paid time off
Signal and Power Integrity Engineer New Redmond, WA, USA
Signal and Power Integrity Engineer New Redmond, WA, USA

Delart • Redmond (WA), Northern (KY)

On-site
USD 170,000 - 225,000
Medical insurance (PPO/HMO)
Dental and vision coverage
401(k) with company match
+1
Signal Integrity Engineer — High-Speed PAM4 & NRZ
Signal Integrity Engineer — High-Speed PAM4 & NRZ

Delart • Austin (TX)

On-site
USD 120,000 - 190,000
Health insurance
401(k) company match
Paid time off
Senior PCB Design Engineer
Senior PCB Design Engineer

Delart • Sunnyvale (CA)

On-site
USD 100,000 - 130,000
Premium PPO and HMO medical insurance
401(k) plan with company match
Generous paid time off policy
Senior Signal Integrity Engineer, High-Speed Interfaces
Senior Signal Integrity Engineer, High-Speed Interfaces

Delart • Northern (KY)

Hybrid
USD 120,000 - 180,000
Medical insurance
401(k) plan
Paid time off
+1
Signal Integrity Engineer - SR Staff (Ansys HFSS, ADS, PCIe, HyperLynx)
Signal Integrity Engineer - SR Staff (Ansys HFSS, ADS, PCIe, HyperLynx)

Confidential Company • Austin (TX)

On-site
USD 120,000 - 150,000
Signal Integrity Engineer Fastwater Staffing
Signal Integrity Engineer Fastwater Staffing

HIKINEX • San Jose (CA)

On-site
USD 120,000 - 160,000
Signal Integrity Engineer Fastwater Staffing
Signal Integrity Engineer Fastwater Staffing

HIKINEX • Richardson (TX)

On-site
USD 100,000 - 140,000
Signal Integrity Engineer
Signal Integrity Engineer

HIKINEX • San Jose (CA)

On-site
USD 100,000 - 150,000
HW EE Validation Engineer Sunnyvale, CA, USA
HW EE Validation Engineer Sunnyvale, CA, USA

Delartech • Sunnyvale (CA)

On-site
USD 130,000 - 175,000
Premium medical insurance
401(k) plan with company match
Generous paid time off policy