SerDes RTL Design Engineer

AMD

San Jose (CA)

Hybrid

USD 100,000 - 130,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

A leading semiconductor company based in California is seeking an innovative RTL design engineer to develop high-performance wireline transceivers. The role requires proficiency in digital design, specifically RTL coding with Verilog/System Verilog, along with strong analytical skills and a team-oriented mindset. Key responsibilities include collaborating on high-speed SerDes design and performing various verification tasks. This opportunity is open to applicants across the U.S. who hold a relevant degree in electrical or computer engineering.

Qualifications

  • Strong analytical and problem-solving skills.
  • Proficient in RTL design and verification.
  • Excellent communication and teamwork skills.

Responsibilities

  • Collaborate on high-speed SerDes PHY design.
  • Design RTL for calibration and adaptation loops.
  • Apply low power design techniques.
  • Verify functionality using block-level test benches.
  • Conduct static timing closure with validation teams.

Skills

Logic design concepts
RTL coding using Verilog/System Verilog
Micro-architecture
Design checker tools
Functional verification tools
Low power design
Mixed signal design
Scripting languages (Python, Perl, TCL)

Education

Bachelor’s or master’s degree in electrical engineering or computer engineering

Job description

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.

Together, we advance your career.
The Role

AMD SerDes Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-protocol wireline transceivers in state-of-the-art CMOS processes.

The Person

You have an innovative mindset and a passion for digital design, and verification in general. You are a team player who has excellent communication skills. You have strong analytical and problem‑solving skills and are willing to learn and ready to take on problems.

Key Responsibilities
  • Collaborate with system link architects to micro‑architect cutting edge high‑speed SerDes PHY design
  • RTL design of digital blocks, such as calibration and adaptation loops, digital signal processing, clock‑data‑recovery
  • Apply low power design techniques and perform PPA analysis
  • Verify intended functionality with block‑level test bench
  • Run design checker tools such as LINT/CDC/RDC etc.
  • Behavioral modeling of custom circuit using Verilog/System Verilog
  • Support functional verification and debug of design, and static timing closure
  • Collaborate with physical design and validation teams to perform pre‑tape out design sign‑off and silicon bring‑up
Preferred Experience
  • Proficient in logic design concepts and RTL coding using Verilog/System Verilog
  • Proficient in micro‑architecture and developing design specifications
  • Proficient with design checker tools and/or functional verification tools
  • Knowledge of synthesis flow and static timing analysis
  • Knowledge of low power design and methodology
  • Experience in design with multiple clock domains
  • Experience in mixed signal design
  • Experience with Python, Perl, TCL and/or other scripting language
  • Experience with SerDes PHY (PMA/PCS) and/or high‑speed I/O protocol is preferred
Academic Credentials
  • Bachelor’s or master’s degree in electrical engineering, computer engineering, or related field

Location: San Jose, CA or anywhere in the US

This role is not eligible for visa sponsorship.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee‑based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third‑party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SerDes RTL Design Engineer
SerDes RTL Design Engineer

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 100,000 - 130,000
Medical, dental, and vision insurance
401(k) plan
Paid time off
SerDes RTL Design Engineer
SerDes RTL Design Engineer

Advanced Micro Devices, Inc. • San Jose (CA)

On-site
USD 100,000 - 130,000
Comprehensive benefits package
Serdes Analog Mixed-Signal Design Expert
Serdes Analog Mixed-Signal Design Expert

AMD • San Jose (CA)

On-site
USD 120,000 - 180,000
AMD benefits at a glance
Serdes Analog Mixed-Signal Design Expert
Serdes Analog Mixed-Signal Design Expert

Advanced Micro Devices • San Jose (CA), Northern (KY)

Hybrid
USD 180,000 - 260,000
High-Speed SERDES Validation Engineer
High-Speed SERDES Validation Engineer

AMD • San Jose (CA)

On-site
USD 150,000 - 210,000
Third-Party SerDes PHY Technical Lead
Third-Party SerDes PHY Technical Lead

Advanced Micro Devices • Austin (TX)

On-site
USD 120,000 - 180,000
AMD benefits at a glance
Logic Design Engineer
Logic Design Engineer

AMD • Santa Clara (CA)

On-site
USD 150,000 - 190,000
AMD benefits
Senior High-Speed SERDES Validation Engineer
Senior High-Speed SERDES Validation Engineer

AMD • San Jose (CA)

On-site
USD 100,000 - 130,000
Interconnect Micro-architect/RTL Design Engineer
Interconnect Micro-architect/RTL Design Engineer

Advanced Micro Devices • Austin (TX)

On-site
USD 120,000 - 150,000
Logic Design Engineer
Logic Design Engineer

Advanced Micro Devices • Santa Clara (CA)

Hybrid
USD 140,000 - 210,000