Senior High-Speed SERDES Validation Engineer

AMD

San Jose (CA)

On-site

USD 100,000 - 130,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

A leading semiconductor company in San Jose, CA, is seeking a skilled engineer to develop high-speed loopback tests and execute silicon validation plans. The ideal candidate will have a background in PLL and CDR characterization, programming skills in Verilog and Python, and strong analytical capabilities. In this role, you'll collaborate with cross-functional teams to enhance productivity and quality while contributing to innovative projects in semiconductors. This position does not provide visa sponsorship.

Qualifications

  • Proven loopback test development experience and yield improvement.
  • Strong background in PLL, CDR, and TX/RX characterization.
  • Capable of data analysis and report creation.

Responsibilities

  • Develop and deploy high-speed loopback tests.
  • Define and execute silicon validation plans.
  • Drive execution across cross-functional teams.

Skills

Producing loopback tests
Verilog programming
Python scripting
Problem-solving
Collaborative communication

Education

BSEE or MSEE

Tools

Sampling oscilloscopes
High-performance BERTs
Logic analyzers
Spectrum analyzers

Job description

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.

Together, we advance your career.
Key Responsibilities
  • Develop and deploy high‑speed, >100Gbps, loopback tests at wafer sort and production test
  • Define and execute characterization and silicon validation plans for high‑speed transceivers
  • Define methodologies for characterization and silicon validation of high speed serial systems
  • Characterize high speed SERDES >100Gbps with automated flows
  • Perform data analysis and create characterization reports
  • Correlate pre‑silicon simulation results with post‑silicon measurements
  • Drive technical execution across cross‑functional teams to improve capability, productivity, cost, quality, and manufacturability
Preferred Experience
  • Proven experience in production loopback test development and yield improvement
  • Strong background in PLL, CDR, and TX/RX analog front‑end characterization
  • Hands‑on expertise with:
    • PLL phase noise measurements
    • Transmitter output jitter measurements
    • Receiver jitter tolerance measurements
    • Extensive laboratory experience using advanced instrumentation, including:
      • Sampling oscilloscopes
      • High‑performance BERTs and BERT scopes
      • Logic analyzers and spectrum analyzers
      • Function and pulse generators
    • Experience with electrical compliance testing (PCIe, IEEE 802.3, OIF‑CEI)
    • Strong understanding of automated test methodologies to maximize equipment utilization
    • Experience working with FPGA and/or SoC architectures
    • Ability to read and interpret PCB schematics and layouts
    • Skills:
      • Programming and scripting: Verilog, Python, Perl, TCL
      • Strong analytical, problem‑solving, and debugging skills
      • Ability to clearly communicate complex technical results to diverse audience.
    • Extensive experience in product characterization, validation, or silicon bring‑up.
    Academic Credentials
    • BSEE or MSEE
    Location

    San Jose, CA

    This role is not eligible for visa sponsorship.

    Benefits offered are described: AMD benefits at a glance.

    AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee‑based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

    AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

    This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

High-Speed SERDES Validation Engineer
High-Speed SERDES Validation Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 120,000 - 180,000
High-Speed SERDES Validation Engineer
High-Speed SERDES Validation Engineer

AMD • San Jose (CA)

On-site
USD 150,000 - 210,000
High Speed SR Signal and Power Integrity Engineer
High Speed SR Signal and Power Integrity Engineer

AMD • Santa Clara (CA)

On-site
USD 100,000 - 130,000
High Speed SR Signal and Power Integrity Engineer
High Speed SR Signal and Power Integrity Engineer

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 100,000 - 140,000
AMD benefits at a glance
Senior Staff Signal Integrity Engineer
Senior Staff Signal Integrity Engineer

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 100,000 - 140,000
Competitive benefits
PCIe, CXL and Highspeed IO Validation Engineer
PCIe, CXL and Highspeed IO Validation Engineer

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 140,000 - 190,000
PCIe, CXL and Highspeed IO Validation Engineer
PCIe, CXL and Highspeed IO Validation Engineer

AMD • Austin (TX)

Hybrid
USD 120,000 - 180,000
SerDes RTL Design Engineer
SerDes RTL Design Engineer

AMD • San Jose (CA)

Hybrid
USD 100,000 - 130,000
SerDes RTL Design Engineer
SerDes RTL Design Engineer

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 100,000 - 130,000
Medical, dental, and vision insurance
401(k) plan
Paid time off
Senior Staff Signal Integrity Engineer
Senior Staff Signal Integrity Engineer

AMD • San Jose (CA)

On-site
USD 100,000 - 130,000