High-Speed SERDES Validation Engineer

AMD

San Jose (CA)

On-site

USD 150,000 - 210,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

AMD is seeking a Senior High-Speed SERDES Validation Engineer in San Jose, CA to drive characterization of >100Gbps SERDES, develop loopback test solutions, and translate pre-silicon models into manufacturable, high‑quality silicon products.

You will collaborate with design, product, and test teams, performing data-driven analysis and advancing test methodologies to improve yield and system performance.

Qualifications

  • Experience in high-speed SERDES characterization and silicon validation.
  • Knowledge of PLL, CDR, and high-speed TX/RX architectures.
  • Familiarity with electrical compliance standards (PCIe, IEEE 802.3, OIF-CEI).
  • Experience with automated test development in production environments.
  • Hands‑on lab experience with high‑speed measurement equipment.
  • Programming or scripting skills (Python, Perl, TCL, or Verilog).
  • Understanding of FPGA/SoC systems and ability to interpret schematics or layouts.

Responsibilities

  • Develop and deploy high-speed (>100Gbps) loopback test solutions from wafer sort through production
  • Define and execute silicon validation and characterization strategies for high-speed transceivers
  • Build and enhance automated test and measurement methodologies to improve efficiency and coverage
  • Perform detailed silicon characterization (PLL, CDR, TX/RX) including jitter, phase noise, and signal integrity analysis
  • Analyze data, generate characterization reports, and correlate pre-silicon simulations with post-silicon results
  • Collaborate cross‑functionally with design, product, and test teams to debug issues and improve yield, quality, and manufacturability
  • Utilize advanced lab instrumentation (oscilloscopes, BERTs, spectrum analyzers) to validate system performance

Skills

SERDES
Characterization
PLL
CDR
TX/RX
Test automation
Python
Verilog
FPGA/SoC
Schematics/layouts

Education

BSEE or MSEE preferred

Job description

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

THE ROLE:

AMD is seeking a High-Speed SERDES Validation Engineer to join a highly collaborative silicon engineering team driving cutting‑edge connectivity for next‑generation products. In this role, you will bring advanced >100Gbps SERDES designs to life, leading hands‑on characterization and validation from wafer sort through production. Working closely with design, product, and test teams, you will translate pre‑silicon models into real‑world performance, develop scalable test methodologies, and drive improvements in product quality and manufacturability. This is a unique opportunity to deepen your expertise in high‑speed serial systems while directly impacting the delivery of industry‑leading silicon technologies.

THE PERSON:

As a Senior High-Speed SERDES Validation Engineer, you are a detail‑oriented and intellectually curious engineer who thrives in a hands‑on lab environment. You enjoy solving complex problems, connecting theory to measurement, and collaborating across cross‑functional teams to drive results. You bring strong analytical and debugging skills, communicate technical concepts clearly, and take a structured approach to data‑driven decision‑making. You’re motivated by continuous learning, ownership, and the ability to make a measurable impact on high-performance silicon products.

KEY RESPONSIBILITIES:
  • Develop and deploy high-speed (>100Gbps) loopback test solutions from wafer sort through production
  • Define and execute silicon validation and characterization strategies for high-speed transceivers
  • Build and enhance automated test and measurement methodologies to improve efficiency and coverage
  • Perform detailed silicon characterization (PLL, CDR, TX/RX) including jitter, phase noise, and signal integrity analysis
  • Analyze data, generate characterization reports, and correlate pre-silicon simulations with post-silicon results
  • Collaborate cross‑functionally with design, product, and test teams to debug issues and improve yield, quality, and manufacturability
  • Utilize advanced lab instrumentation (oscilloscopes, BERTs, spectrum analyzers) to validate system performance
PREFERRED EXPERIENCE:
  • Experience in high-speed SERDES characterization and silicon validation
  • Knowledge of PLL, CDR, and high-speed TX/RX architectures
  • Familiarity with electrical compliance standards (PCIe, IEEE 802.3, OIF-CEI)
  • Experience with automated test development in production environments
  • Hands‑on lab experience with high‑speed measurement equipment
  • Programming or scripting skills (Python, Perl, TCL, or Verilog)
  • Understanding of FPGA/SoC systems and ability to interpret schematics or layouts
ACADEMIC CREDENTIALS:
  • BSEE or MSEE preferred
LOCATION:

San Jose, CA

This role is not eligible for Visa sponsorship.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee‑based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third‑party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior High-Speed SERDES Validation Engineer
Senior High-Speed SERDES Validation Engineer

AMD • San Jose (CA)

On-site
USD 100,000 - 130,000
High Speed SR Signal and Power Integrity Engineer
High Speed SR Signal and Power Integrity Engineer

AMD • Santa Clara (CA)

On-site
USD 100,000 - 130,000
High Speed SR Signal and Power Integrity Engineer
High Speed SR Signal and Power Integrity Engineer

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 100,000 - 140,000
AMD benefits at a glance
SerDes RTL Design Engineer
SerDes RTL Design Engineer

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 100,000 - 130,000
Medical, dental, and vision insurance
401(k) plan
Paid time off
PCIe, CXL and Highspeed IO Validation Engineer
PCIe, CXL and Highspeed IO Validation Engineer

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 140,000 - 190,000
PCIe, CXL and Highspeed IO Validation Engineer
PCIe, CXL and Highspeed IO Validation Engineer

AMD • Austin (TX)

Hybrid
USD 120,000 - 180,000
SerDes RTL Design Engineer
SerDes RTL Design Engineer

AMD • San Jose (CA)

Hybrid
USD 100,000 - 130,000
Senior Staff Signal Integrity Engineer
Senior Staff Signal Integrity Engineer

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 100,000 - 140,000
Competitive benefits
SerDes RTL Design Engineer
SerDes RTL Design Engineer

Advanced Micro Devices, Inc. • San Jose (CA)

On-site
USD 100,000 - 130,000
Comprehensive benefits package
Serdes Analog Mixed-Signal Design Expert
Serdes Analog Mixed-Signal Design Expert

AMD • San Jose (CA)

On-site
USD 120,000 - 180,000
AMD benefits at a glance