SerDes IP Systems Engineering Director

Cadence Design Systems, Inc.

San Jose (CA)

On-site

USD 178,500 - 331,500

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Paid vacation
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plan options

Job summary

Cadence Design Systems, Inc. is seeking a Systems Engineering Director to lead the D2D SerDes IP product development in San Jose, California. The role involves driving the analysis and development of high-performance SerDes architectures and supporting product robustness.

The ideal candidate should hold a PhD or M.S. in Electrical/Computer Engineering and possess over 10 years of relevant experience. This position offers a competitive salary range of $178,500 to $331,500, along with benefits including 401(k) and medical plans.

Qualifications

  • 10+ years of experience in high speed SerDes development.
  • Ability to identify bottlenecks in engineering systems.
  • Experience with 3D electromagnetic simulation tools is a plus.

Responsibilities

  • Drive the R&D team in defining and analyzing D2D SerDes IP.
  • Develop infrastructure for robust product and systems modeling.
  • Generate technical specifications and application notes.

Skills

High speed SerDes and PHYs expertise
Strong mathematical skills
Simulation and modelling coding skills
Problem-solving skills
Leadership skills
Signal processing knowledge

Education

PhD or M.S. in Electrical/Computer Engineering

Tools

Matlab
Perl

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

SerDes IP Systems Engineering Director Description:

This is a unique opportunity to join the rapidly growing Die-to-Die Interface IP team in the Silicon Solutions R&D Group at Cadence Design Systems. We are looking for a Systems Engineering Director who will be a key driver and contributor to the development of our advanced D2D SerDes IP products. This role involves leading the D2D Systems analysis team as well as contributing with hands on technical development.

Main Job Tasks and Responsibilities:

  • Key contributor and driver of the R&D team that defines, models and analyzes high performance D2D SerDes IP microarchitecture, link budget and specifications

  • Develop infrastructure to ensure robust product development, systems modeling analysis and testing

  • Develop statistical and linear systems analysis of the link, model nonidealities and determine design specifications for circuit designers

  • Develop and provide guidelines regarding signal integrity and power integrity to customers

  • Support customer package/board design and debug as necessary

  • Guide the package design team based on in-package D2D link channel analysis

  • Generate technical specification, data sheets, and application notes

  • Update R&D team with the latest standards developments, customer feedback and competitive analysis

Position Requirements:

  • PhD or M.S. in Electrical/Computer Engineering (or similar degree)

  • 10+ years of experience working with high speed high performance SerDes and PHYs

  • The ability to think through engineering systems end-to-end and identify bottlenecks and weak points.

  • Strong mathematical skills, in particular relating to linear systems (Fourier analysis, filter theory, etc.)

  • Deep understanding of high speed SerDes architecture

  • Deep knowledge of communication systems fundamentals and wireline communications

  • Strong coding skills for simulation and modelling, as well as data analysis

  • Good experimental skills

  • Good knowledge of signal processing (DSP) algorithms and architecture.

  • Good working knowledge of physics of signal propagation

  • Good working knowledge of basic circuits

  • Experience generating systems or IBIS-AMI models

  • Experience using system simulation tools, especially Matlab, Perl, and other scripting tools

  • Demonstrated capacity to self-educate themselves to pick up new fields of expertise

  • D2D link experience is preferred but not required

  • Familiarity with emerging D2D standards such as UCIe is desired

  • Strong debug and problem-solving skills

  • Must have strong group presentation and leadership skills.

  • Ability to clearly communicate technical challenges and status to customers, team members, senior management and executives

  • Familiarity with advanced technology nodes (7nm and below) is a plus

  • Experience with 3D electromagnetic simulation tools is a plus

The annual salary range for California is $178,500 to $331,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl_jobs)

Equal Employment Opportunity Policy:

Cadence is committed to equal employment opportunity throughout all levels of the organization.

  • Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/equal-employment-opportunity-policy.pdf)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.

Privacy Policy:

Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en_US/home/privacy/privacy-policy.html) .

E-Verify Cadence participates in the

E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SerDes IP Systems Engineering Director
SerDes IP Systems Engineering Director

Cadence • San Jose (CA)

On-site
USD 178,000 - 332,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
Principal Analog IC Design Engineer, High Speed SerDes
Principal Analog IC Design Engineer, High Speed SerDes

Cadence Design Systems • San Jose (CA)

On-site
USD 136,500 - 253,500
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
High Speed PHY FW Engineer
High Speed PHY FW Engineer

Cadence • San Jose (CA)

On-site
USD 101,000 - 189,000
High Speed Interface Protocols, Principal AE
High Speed Interface Protocols, Principal AE

Cadence Design Systems • San Jose (CA)

On-site
USD 123,000 - 229,000
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and holidays
+1
Senior Principal C++ Software Engineer
Senior Principal C++ Software Engineer

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) with employer match
Employee stock purchase plan
+1
Software Architect, Physical Verification
Software Architect, Physical Verification

Cadence Design Systems • San Jose (CA), Northern (KY)

Hybrid
USD 179,000 - 332,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
Sr. SW Engineering Group Director
Sr. SW Engineering Group Director

Cadence Design Systems • San Jose (CA)

On-site
USD 224,000 - 416,000
Paid vacation
Paid holidays
401(k) with match
+4
Signal and Power Integrity Sr Principal Application Engineer
Signal and Power Integrity Sr Principal Application Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 143,000 - 267,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Data Center Operations Engineer
Data Center Operations Engineer

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 78,523 - 146,025
Product Engineer II (EMIR / PDN Analysis & Power Integrity)
Product Engineer II (EMIR / PDN Analysis & Power Integrity)

Cadence Design Systems • Austin (TX)

On-site
USD 100,000 - 180,000