Senior UVM Digital Verification Engineer

Draper; Boston (MA); On-site; USD 82,300 - 220,000; Full time

Benefits offered by this job

Work-life balance programs

Employee clubs (photography, yoga)

Discounts to local museums and culture

Job summary

Draper’s Digital Design Team seeks a Senior UVM Digital Verification Engineer to tackle novel verification challenges in FPGAs and ASICs. You will apply modern verification strategies to complex digital and mixed-signal designs in embedded security, cryptography, signal and image processing, navigation and communications.

You will develop verification approaches, author verification plans, and work with multi-disciplinary teams, RTL designers, and external partners to deliver robust digital

Qualifications

• Requires 5-7 years experience in systems analysis or related.
• Experience in integrating descriptive modeling tools with other simulation tools.

Responsibilities

• Develop verification approaches and verification plans.
• Author and execute verification plans and use formal analysis tools.
• Work in multi-disciplinary teams with opportunities to learn and contribute to projects.
• Develop UVM Agents for proprietary buses and instantiate VIPs for industry standard buses.
• Collaborate with RTL designers to resolve simulation issues and achieve 100% code coverage.
• Mentor junior engineers and provide constructive feedback.

Skills

SystemVerilog

UVM/UVMF

Python scripting

Digital verification

FPGA/ASIC verification

Mathematical analysis

Leadership / mentoring

Linux environment

Education

Bachelor’s degree in Aerospace, Electrical, Mechanical, or other relevant Engineering field

Master’s degree preferred

Tools

QuestaSim

Xcelium

VCS

VIP development

DDR3/DDR4

Job description

Draper is an independent, nonprofit research and development company headquartered in Cambridge, MA. The 2,000+ employees of Draper tackle important national challenges with a promise of delivering successful and usable solutions. From military defense and space exploration to biomedical engineering, lives often depend on the solutions we provide. Our multidisciplinary teams of engineers and scientists work in a collaborative environment that inspires the cross-fertilization of ideas necessary for true innovation. For more information about Draper, visit www.draper.com.

Job Description Summary

Draper’s Digital Design Team is seeking a motivated and experienced Senior UVM Digital Verification Engineer to tackle novel verification challenges in FPGAs and ASICs. In this role, you will apply modern verification strategies to complex digital and mixed-signal designs in the areas of embedded security, cryptography, signal and image processing, navigation and communications.

Duties/Responsibilities

• Performs analysis approaches for a particular problem and independently execute assignments.
• Independently execute system engineering lifecycle assignments; concept and architecture design, integration, testing and operation.
• Drive solutions to complex problems with limited direction – contribute to task planning and test development, propose ways forward, and adapt appropriately to changes in program requirements.
• Demonstrated ability to lead small teams (fewer than five people). Seeks to align team towards program goals and builds trust within the team.
• Able to provide insight and suggest design modifications based on analysis outcomes, and to apply analysis techniques across a range of technical challenges.
• Identify program/system-level technical risks and develop and execute mitigation strategies for them.
• Actively mentor less experienced engineers and provide thoughtful, constructive feedback.
• Work in a collaborative multidisciplinary environment including stakeholders and external partners.
• Contribute to translation of requirements into technical and architectural decisions.

Skills/Abilities

• Excellent mathematical skills.
• Thorough understanding of engineering theories and procedures.
• Ability to collaborate within a diverse and multidisciplinary team.
• Excellent verbal and written communication skills.
• Excellent organizational skills and attention to detail.
• Excellent time management skills with the proven ability to meet deadlines.
• Demonstrated knowledge of multiple problem domains, with ability to quickly become knowledgeable in new domains.
• Identify and develop relevant modeling and analysis techniques, and develop or integrate multi-domain qualitative models.
• Ability to present results that support system-level analysis, performance trade-offs, and decision-making is critical, thus communications and interpersonal skills are highly valued in this role.
• The ability to communicate technical concepts effectively with customers, engineers, managers, and other stakeholders of all relevant disciplines.
• Flexibility to multi-task and adapt to evolving priorities.

Education

Bachelor’s degree in Aerospace, Electrical, Mechanical, or other relevant Engineering field. Master's degree preferred.

Experience

• Requires 5-7 years experience in systems analysis or related.
• Experience in integrating descriptive modeling tools with other simulation tools.

Additional Job Description

You will develop verification approaches, author and execute verification plans, and use formal analysis tools. You will work in multi-disciplinary teams with opportunities to learn, grow and contribute to a variety of projects. Join us as we develop the next generation of digital and embedded hardware platforms.

• Develop verification and test plans
• Develop UVM Agents for proprietary buses
• Instantiate VIPs for industry standard buses
• Work in both block-level/chip-level UVM testbench environment
• Work with RTL designers to resolve simulation issues
• Implement cover groups according to design requirements
• Work on code and functional coverage closures to achieve 100%
• Perform code reviews and mentor junior engineers in the group
• Fluent in System Verilog including SVA
• Recent experience with UVM/UVMF
• Familiarity with at least one major industry simulator (Questasim, Xcelium, VCS)
• Familiarity with at least one IEEE bus standard Experience with DDR3/DDR4, Amba Axi protocols
• Firm grasp of constrained-random testing and coverage-driven verification
• Experience with formal analysis
• Practice using Python, Perl, Bash or other scripting languages
• Ability to work in a Linux environment
• Strong analysis and problem-solving skills

Applicants selected for this position will have or be able to obtain and maintain a government security clearance.

Job Location - City

Cambridge

Job Location - State

Massachusetts

Job Location - Postal Code

02139-3563

Salary

The US base salary range for this full-time position is $82,300.00 - $220,000.00

Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Union ranges will be in compliance with the collective bargaining agreement's approved rates by location and role. Your recruiter can share more about the specific salary range for your preferred location during the hiring process. Please note that the compensation details listed in US role postings reflect the base salary only, and does not include bonuses or benefits.

Draper supports many programs to improve work-life balance including workplace flexibility, employee clubs ranging from photography to yoga, health and finance workshops, off site social events and discounts to local museums and cultural activities.

Draper is committed to creating an inclusive environment. We understand the value of inclusivity and its impact on a high-performance culture. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, disability, age, sexual orientation, national origin, veteran status, or genetic information. Draper is committed to providing access, equal opportunity, and reasonable accommodation for individuals with disabilities in employment, its services, programs, and activities. To request reasonable accommodation, please contact [e-mail].