Senior UCIe PHY Expert, MLA Technology (AWS)

Amazon

Austin (TX)

On-site

USD 159,200 - 215,300

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Annapurna Labs, an AWS UC organization, seeks a senior UCIe engineer to help define, design, validate, and operate AWS’s next‑generation ML silicon and servers.

You will collaborate with architects, design teams, and software engineers on UCIe, SERDES, and high‑speed analog technologies, leading debug and post‑silicon bring‑up in data-center environments.

The role emphasizes hands-on testing, scripting, and data‑driven improvements to reliability and performance in EC2 scale deployments.

Qualifications

  • Bachelor’s degree in Electrical/Computer/Systems Engineering or related field.
  • 7+ years of silicon development experience.
  • 3+ years of SOC/IO/sub-systems work with physical design teams to optimize ASICs.
  • Strong understanding of UCIe at PHY and controller levels.
  • Knowledge of UCIe timing parameters and controller features.
  • Ability to create scripts (Lua, Bash, Python) for day-to-day tasks.
  • Leadership in post-silicon bring-up of UCIe-Advanced or Standard.
  • System-level debug and root-cause analysis across bring-up and production phases.

Responsibilities

  • Collaborate with architects, design teams, and software engineers on next-generation ML chips.
  • Support ongoing debug and operations of previous ML chips in manufacturing and data centers.
  • Dive deep into IP integration, packaging, silicon bring-up, characterization, and validation of UCIe subsystems.
  • Independently develop scripts as needed and collaborate with software engineers to scale solutions.

Skills

UCIe PHY expertise
Scripting capabilities
System-level debugging
Cross-functional leadership
Post-silicon bring-up leadership

Education

Bachelor's degree in Electrical/Computer/Systems Engineering
MS degree in computer science or electrical engineering

Tools

Lua
Bash
Python

Job description

Annapurna Labs, an AWS UC organization, designs silicon and software that accelerate innovation. Customers turn to us for cloud solutions that solve challenges unthinkable a short time ago. Our custom chips, accelerators, and software stacks enable us to tackle unprecedented technical problems and deliver results that help our customers change the world.

In Annapurna Labs we lead hardware/software co‑design not only within Amazon Web Services (AWS) but across the industry. The Machine Learning Accelerator (MLA) Technology team seeks a UCIe PHY expert eager to dive deep into the definition, design, validation, and data‑center operation of AWS’s next‑generation machine‑learning silicon and servers.

As a senior member of our technology team you will participate in the design and execution of UCIe, SERDES, and high‑speed analog technologies, aiming to create the most stable machine‑learning platforms in AWS data centers. A senior UCIe engineer works with vendors, internal design teams, understands UCIe timing and features, writes and modifies tests at scale, debugs fleet‑wide issues, and collects manufacturing and data‑center data.

Our broader team owns end‑to‑end control of some of the most advanced server hardware IP. We drive complex technical debug efforts, leverage EC2 scale to monitor, optimize, and improve machine‑learning hardware reliability for our customers.

Key Job Responsibilities
  • Collaborate with architects, design teams, and software engineers on next‑generation ML chips.
  • Support ongoing debug and operations of previous ML chips in manufacturing and the data center.
  • Dive deep into IP integration, packaging, silicon bring‑up, characterization, and validation of UCIe subsystems.
  • Independently develop scripts as needed and collaborate with software engineers to scale solutions.
A Day in the Life

A CHDE focused on UCIe on the MLA Technology team centers on operational excellence, problem identification, prototyping solutions, and leading data collection at scale to improve our products. Each day starts with reviewing fleet dashboards for emergent customer issues, partnering with other teams to drive complex debugs of UCIe and related SoC subsystems, and looking toward future technologies to guide focus and ensure a high‑quality product.

Our team touches everything from electrical simulations to hardware qualification on test benches, to software‑driven data‑center metrics, spanning many skill sets that improve the reliability and performance of our products. Team members actively participate in design discussions, planning, code reviews, metric reviews, and data‑center capacity initiatives. CHDEs mentor others and help develop the team’s baseline skill sets and participate in hiring.

Basic Qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Systems Engineering, or related fields.
  • 7+ years of experience in silicon development.
  • 3+ years of SOC/IO/sub‑systems experience working closely with physical design teams to develop highly optimized ASICs with excellent power, performance, and area.
  • Good understanding of UCIe at the PHY and controller level.
  • Knowledge of UCIe training, timing parameters, and/or controller features.
  • Support physical design teams with IP integration, 2.5D packaging, clocking, and timing constraints.
  • Ability to create scripts (Lua, Bash, Python, etc.) to accomplish functional day‑to‑day tasks.
  • Drive cross‑functional triage efforts on functional and performance issues.
  • Leadership role in post‑silicon bring‑up of UCIe‑Advanced or Standard.
  • Perform system‑level debug and root‑cause analysis through bring‑up, characterization, validation, and production phases.
Preferred Qualifications
  • MS degree in computer science, electrical engineering, or related field.
  • Strong firmware development skills within embedded environments.
  • Good leadership skills and ability to multi‑task and thrive in a dynamic environment.
  • Knowledge of UCIe PHY and controller related protocols.
  • Good communication and interpersonal skills.

Amazon is an equal‑opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

The base salary range for this position is listed below. Your Amazon package will include sign‑on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, basic life & AD&D insurance, Supplemental life plans, EAP, mental health support, medical advice line, flexible spending accounts, adoption and surrogacy reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at https://amazon.jobs/en/benefits.

USA, TX, Austin – 159,200.00 – 215,300.00 USD annually

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Hardware Engineer - ML Acceleration, Annapurna Labs
Hardware Engineer - ML Acceleration, Annapurna Labs

Amazon Web Services (AWS) • Cupertino (CA)

On-site
USD 157,000 - 213,000
Sr. SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration
Sr. SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration

Amazon Web Services (AWS) • Austin (TX)

On-site
USD 159,000 - 215,000
Sr. Manager ASIC, Annapurna Labs - Cloud Scale Machine Learning Acceleration Team (AWS)
Sr. Manager ASIC, Annapurna Labs - Cloud Scale Machine Learning Acceleration Team (AWS)

Amazon • Austin (TX)

On-site
USD 208,300 - 281,800
Hardware Engineer - ML Acceleration, Annapurna Labs
Hardware Engineer - ML Acceleration, Annapurna Labs

Amazon Web Services (AWS) • Austin (TX)

On-site
USD 136,000 - 184,000
Sr. SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration (AWS)
Sr. SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration (AWS)

Amazon • Austin (TX)

On-site
USD 159,200 - 215,300
Sr MLA Design Verification Engineer, Cloud-Scale Machine Learning Acceleration - Annapurna Labs
Sr MLA Design Verification Engineer, Cloud-Scale Machine Learning Acceleration - Annapurna Labs

Amazon • Cupertino (CA)

On-site
USD 183,000 - 248,000
Health insurance
RSUs & sign-on
401(k) matching
Sr. Manager ASIC, Annapurna Labs - Cloud Scale Machine Learning Acceleration Team
Sr. Manager ASIC, Annapurna Labs - Cloud Scale Machine Learning Acceleration Team

Amazon Web Services (AWS) • Cupertino (CA)

On-site
USD 240,000 - 324,000
Health insurance
401(k) matching
Paid time off
+1
Sr. Manager ASIC, Annapurna Labs - Cloud Scale Machine Learning Acceleration Team
Sr. Manager ASIC, Annapurna Labs - Cloud Scale Machine Learning Acceleration Team

Amazon • Austin (TX)

On-site
USD 208,300 - 281,800
Comprehensive health insurance
401(k) matching
Paid time off
+1
Senior UCIe PHY Engineer for ML Silicon & Data Center
Senior UCIe PHY Engineer for ML Silicon & Data Center

Amazon • Austin (TX)

On-site
USD 159,200 - 215,300
SoC Systems Software Engineer, Annapurna Labs Machine Learning Accelerators, AWS
SoC Systems Software Engineer, Annapurna Labs Machine Learning Accelerators, AWS

Amazon • Cupertino (CA)

On-site
USD 165,200 - 223,600
RSUs
Health insurance
401(k) matching
+1