Senior Test Engineer, CMOS Backplane, Raxium

Raxium

Fremont (CA)

On-site

USD 120,000 - 160,000

Full time

6 hours ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Raxium in Fremont, CA is seeking a qualified engineer to advance silicon test development and verification efforts across CMOS IC projects. You will work on hardware, firmware interfaces, and data analysis to ensure robust test coverage.

The role requires a bachelor\’s degree in engineering or physics and hands-on experience with test equipment, debugging, and software tools. You will collaborate with R&D and manufacturing teams to push quality and reliability.

Qualifications

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, or a specialized field (e.g., Optics, Sensors, Audio/DSP, etc.), or equivalent practical experience.
  • 4 years of experience with Silicon, CMOS, and IC test development.
  • 3 years of experience with Silicon test hardware, software debugging, and data analysis in a Research and Development (R&D) or manufacturing environment.

Skills

Silicon test development
Data analysis
Software debugging
Firmware concepts (C/C++)

Education

Bachelor’s degree in Electrical/Computer Engineering, Physics, or related field

Tools

Power supply testing
Current/Voltage meters
Spectrometer
I2C/SPI protocols

Job description

Minimum Qualifications
  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, or a specialized field (e.g., Optics, Sensors, Audio/DSP, etc.), or equivalent practical experience.
  • 4 years of experience with Silicon, CMOS, and IC test development.
  • 3 years of experience with Silicon test hardware, software debugging, and data analysis in a Research and Development (R&D) or manufacturing environment.
Minimum Qualifications
  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, or a specialized field (e.g., Optics, Sensors, Audio/DSP, etc.), or equivalent practical experience.
  • 4 years of experience with Silicon, CMOS, and IC test development.
  • 3 years of experience with Silicon test hardware, software debugging, and data analysis in a Research and Development (R&D) or manufacturing environment.
Preferred Qualifications
  • Master's degree or PhD in Electrical Engineering, Computer Engineering, Physics, or a related field (e.g., Optics, Sensors, Audio/DSP).
  • Experience with testing software development, Python, and SQL databases, and familiarity with Linux and Ubuntu.
  • Familiarity with test instruments such as power supply, current meter, voltage meter, digital meter, spectrometer, and other electrical lab equipment.
  • Familiarity with firmware concepts, low-level register programming (bare metal programming in C/C++ for microcontrollers), I2C and SPI, and SRAM memory test patterns.
  • Knowledge of electrical engineering fundamentals (CMOS and register-level understanding), power management, display architecture, and video standards (e.g., HDMI or MIPI).
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Wafer Test Hardware Engineer, Raxium
Senior Wafer Test Hardware Engineer, Raxium

Raxium • Fremont (CA)

On-site
USD 140,000 - 210,000
CMOS Backplane Test Engineer - Silicon/IC Validation
CMOS Backplane Test Engineer - Silicon/IC Validation

Raxium • Fremont (CA)

On-site
USD 120,000 - 160,000
Senior Test Engineer, CMOS Backplane, Raxium
Senior Test Engineer, CMOS Backplane, Raxium

Google • Jasper (AL)

On-site
USD 159,000 - 230,000
Senior Test Engineer, CMOS Backplane, Raxium
Senior Test Engineer, CMOS Backplane, Raxium

Google • Fremont (CA)

On-site
USD 159,000 - 230,000
Senior Test Engineer, CMOS Backplane, Raxium
Senior Test Engineer, CMOS Backplane, Raxium

Google Inc. • Fremont (CA), Northern (KY)

Hybrid
USD 159,000 - 230,000
Senior CMOS Backplane Test Engineer | R&D
Senior CMOS Backplane Test Engineer | R&D

Google • Jasper (AL)

On-site
USD 159,000 - 230,000
Hardware Test Engineer
Hardware Test Engineer

PRI Global • Sunnyvale (CA)

On-site
USD 120,000 - 180,000
Senior Test Engineer, CMOS Backplane, Raxium
Senior Test Engineer, CMOS Backplane, Raxium

Google • United States

On-site
USD 159,000 - 230,000
Hardware Testing Engineer
Hardware Testing Engineer

World Wide Technology • Santa Clara (CA)

On-site
USD 70,000 - 90,000
Hardware Test Engineer
Hardware Test Engineer

Teklabs Inc • Portage (MI)

On-site
USD 75,000 - 95,000