Senior CMOS Backplane Test Engineer | R&D

Google

Jasper (AL)

On-site

USD 159,000 - 230,000

Full time

6 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Google's Raxium display group seeks a Senior Test Engineer to design and validate CMOS backplane test solutions for microLED displays, collaborating with CMOS and panel teams to ensure robust hardware and scalable test protocols.

You will work in a fast-paced R&D environment in Fremont, applying silicon test development, instrumentation, and firmware concepts to improve yield and reliability across the global manufacturing network.

Qualifications

  • Bachelor's degree or equivalent practical experience in EE/CS/Physics or related field.

Responsibilities

  • Develop, validate, and optimize CMOS Backplane test solutions for microLED display panels and CMOS control software.
  • Ensure test platform/architecture meets fast-moving production and R&D needs.
  • Interface with wafer-level probe cards, test equipment, and instrumentation for CMOS/Silicon testing and characterization.
  • Identify, diagnose, and resolve electrical issues during wafer-level testing with oscilloscopes and other equipment.
  • Collaborate with CMOS and panel test teams to implement high-speed automated testing and reduce test cost.
  • Contribute to test framework enhancements based on Reliability Team requirements.

Skills

Silicon test development
Python
SQL databases
Linux/Ubuntu
Firmware concepts (C/C++)
I2C and SPI
HDMI/MIPI knowledge
Data analysis

Education

Bachelor's degree in Electrical/Computer Engineering, Physics, or related
Master's degree or PhD (preferred)

Tools

Power supply
Current meter
Voltage meter
Digital meter
Spectrometer
Electrical lab equipment

Job description

Google's Raxium display group seeks a Senior Test Engineer to design and validate CMOS backplane test solutions for microLED displays, collaborating with CMOS and panel teams to ensure robust hardware and scalable test protocols.

You will work in a fast-paced R&D environment in Fremont, applying silicon test development, instrumentation, and firmware concepts to improve yield and reliability across the global manufacturing network.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior CMOS Backplane Test Engineer for MicroLED Displays
Senior CMOS Backplane Test Engineer for MicroLED Displays

Google • United States

On-site
USD 159,000 - 230,000
Senior CMOS Backplane Test Engineer - R&D & Manufacturing
Senior CMOS Backplane Test Engineer - R&D & Manufacturing

Google Inc. • Fremont (CA), Northern (KY)

Hybrid
USD 159,000 - 230,000
Sr. CMOS Backplane Test Engineer for MicroLEDs
Sr. CMOS Backplane Test Engineer for MicroLEDs

Google • Fremont (CA)

On-site
USD 159,000 - 230,000
Senior Test Engineer, CMOS Backplane, Raxium
Senior Test Engineer, CMOS Backplane, Raxium

Google • Fremont (CA)

On-site
USD 159,000 - 230,000
Senior Test Engineer, CMOS Backplane, Raxium
Senior Test Engineer, CMOS Backplane, Raxium

Google • Jasper (AL)

On-site
USD 159,000 - 230,000
CMOS Backplane Test Engineer - Silicon/IC Validation
CMOS Backplane Test Engineer - Silicon/IC Validation

Raxium • Fremont (CA)

On-site
USD 120,000 - 160,000
Senior Test Engineer, CMOS Backplane, Raxium
Senior Test Engineer, CMOS Backplane, Raxium

Google Inc. • Fremont (CA), Northern (KY)

Hybrid
USD 159,000 - 230,000
Senior Test Engineer, CMOS Backplane, Raxium
Senior Test Engineer, CMOS Backplane, Raxium

Google • United States

On-site
USD 159,000 - 230,000
Test Engineer, Display Manufacturing, Raxium
Test Engineer, Display Manufacturing, Raxium

Google • Fremont (CA)

On-site
USD 111,000 - 163,000
Staff Software Engineer - Display Test Systems Lead
Staff Software Engineer - Display Test Systems Lead

Google • Fremont (CA)

On-site
USD 207,000 - 301,000