Senior Test Engineer, CMOS Backplane, Raxium

Socket.dev; Fremont (CA); On-site; USD 159,000 - 230,000; Full time

Job summary

Google's Hardware Testing Engineering team in the R&D lab designs test equipment for prototypes and develops protocols to scale tests globally. You’ll work with design engineers to ensure hardware meets Google’s standards of quality and reliability, contributing to the Raxium display initiative in Silicon Valley.

Individual pay is determined by job-related skills, experience, and education. US: $159000 - $230000 (USD) + 15% bonus target + equity + benefits.

Qualifications

• Bachelor’s degree or equivalent practical experience in Electrical/Computer Engineering, Physics, or related field.
• 4 years of experience with Silicon, CMOS, and IC test development.
• 3 years of experience with Silicon test hardware, software debugging, and data analysis in an R&D or manufacturing environment.

Responsibilities

• Develop, validate, optimize CMOS backplane test solutions for microLED display panels and supporting software.
• Interface with wafer-level probe cards, test equipment, and instrumentation to enable CMOS/Silicon testing and characterization.
• Identify and resolve electrical issues during wafer-level testing using oscilloscopes and other equipment.
• Collaborate with CMOS/panel test teams to define high-speed automated testing solutions and debug manufacturing plans.
• Work with Test Engineering to enhance test frameworks per Reliability Team requirements.

Skills

Electrical engineering fundamentals

Test development

Data analysis

Firmware concepts

CMOS/ASIC testing

Education

Bachelor's degree in EE/CE/CS/Physics

Master’s degree or PhD in related field

Tools

Python

SQL databases

Linux/Ubuntu

C/C++ (bare metal)

I2C/SPI

Power supplies

Spectrometer

Job description

Minimum qualifications:

• Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, or a specialized field (e.g., Optics, Sensors, Audio/DSP, etc.), or equivalent practical experience.
• 4 years of experience with Silicon, CMOS, and IC test development.
• 3 years of experience with Silicon test hardware, software debugging, and data analysis in a Research and Development (R&D) or manufacturing environment.

Preferred qualifications:

• Master's degree or PhD in Electrical Engineering, Computer Engineering, Physics, or a related field (e.g., Optics, Sensors, Audio/DSP).
• Experience with testing software development, Python, and SQL databases, and familiarity with Linux and Ubuntu.
• Familiarity with test instruments such as power supply, current meter, voltage meter, digital meter, spectrometer, and other electrical lab equipment.
• Familiarity with firmware concepts, low-level register programming (bare metal programming in C/C++ for microcontrollers), I2C and SPI, and SRAM memory test patterns.
• Knowledge of electrical engineering fundamentals (CMOS and register-level understanding), power management, display architecture, and video standards (e.g., HDMI or MIPI).

About the job:

Google's custom-designed machines make up one of the largest and most powerful computing infrastructures in the world. The Hardware Testing Engineering team ensures that this cutting-edge equipment is reliable. In the R&D lab, you design test equipment for prototypes of our machinery and develop the protocols used to scale these tests for the entire global team. Working closely with design engineers, you give input on designs to improve our hardware until you're sure it meets Google's standards of quality and reliability.

Google's Raxium display group has established a revolutionary semiconductor materials display technology that enables new functionality in display products, bringing to users a closer and more natural linkage between the digital and physical realms in applications such as augmented reality (AR) and light-field display. With start-up roots and a state-of-the-art compound semiconductor fab in Silicon Valley, Raxium is seeking to build upon its engineering team with an aim to disrupt next-generation display markets.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $159000 - $230000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google.

Responsibilities:

• Develop, validate, optimize standards and engineering CMOS Backplane test solutions formicroLED display panels, including CMOS control software solutions. Ensure software test platform and architecture meet the needs of fast moving production and R&D environments.
• Interface with wafer-level probe cards, test equipment, and instrumentation to facilitate Complementary Metal-Oxide-Semiconductor (CMOS)/Silicon testing and characterization.
• Identify, diagnose, resolve electrical issues during wafer-level testing using digital oscilloscopes and other testing equipment.
• Collaborate with CMOS and panel test engineering teams to define and implement high-speed, automated testing solutions for IC/Silicon/CMOS and microLED displays, and debug process plans for manufacturing. Optimize these solutions to ensure test coverage and minimize the test cost.
• Work with the Test Engineering team to enhance and develop test frameworks based on requirements from the Reliability Team.