Senior Technical Staff-Design (Signal and Power Integrity)

Microchip

San Jose (CA)

Hybrid

USD 91,000 - 232,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Competitive base pay
Restricted stock units
Quarterly bonus payments
Health benefits from day one
Retirement savings plans

Job summary

A leading technology firm is seeking a Senior Technical Staff - Design (Signal and Power Integrity) in San Jose, CA. The role involves developing methodologies for Signal and Power Integrity in high-speed FPGA products. Candidates should possess strong SIPI analysis skills and have extensive experience in PCB design. This position offers a comprehensive compensation package with stock options and health benefits, supporting career growth in a collaborative global team environment.

Qualifications

  • Bachelor's degree in Electrical Engineering or related field required.
  • 15+ years of relevant experience needed.
  • 10+ years of practical SIPI experience required.

Responsibilities

  • Develop and drive Signal and Power Integrity methodologies.
  • Conduct SIPI simulations to optimize system performance.
  • Mentor other engineers and provide technical guidance.

Skills

Signal integrity analysis
Power integrity analysis
High-speed PCB design
S-Parameter extraction
Jitter analysis

Education

Bachelor of Science in Electrical Engineering

Tools

Ansys HFSS
Keysight ADS
Mentor Graphics Hyperlynx

Job description

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our ; we affectionately refer to it as the *Aggregate System* and it’s won us countless awards for diversity and workplace excellence.Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over without a great team dedicated to empowering innovation. People like you.Visit our page to see what exciting opportunities and company await!**Job Description:**Microchip Technology Inc. is a leading provider of embedded control applications. Our product portfolio comprises general purpose and specialized 8-bit, 16-bit, and 32-bit microcontrollers, 32-bit microprocessors, field-programmable gate array (FPGA) products, a broad spectrum of high-performance linear, mixed-signal, power management, thermal management, radio frequency (RF), timing, safety, security, wired connectivity and wireless connectivity devices, as well as serial Electrically Erasable Programmable Read Only Memory (EEPROM), Serial Flash memories, Parallel Flash memories, and serial Static Random Access Memory (SRAM). We also license Flash-IP solutions that are incorporated in a broad range of products.Microchip Technology Inc. has a Senior Technical Staff -Design (Signal and Power Integrity) opening based in San Jose, CA. The successful candidate will be responsible for developing and driving Signal and Power Integrity methodologies for high-speed FPGA products. You will be working with other SIPI engineers and working with a global cross functional team to provide solutions at a system level for internal and external customers.Responsibilities:* Collaborate effectively within a global team environment, demonstrating excellent communication skills (verbal and written).* Possess robust analytical and debugging capabilities for high-speed Signal Integrity and Power Integrity (SIPI) analysis across Die, Package, and Boards.* Understand channel loss mechanisms, interpret and optimize eye diagrams, and apply jitter analysis and mitigation techniques.* Demonstrate a thorough understanding of correlation methodologies and expertise in crosstalk analysis and reduction.* Possess a comprehensive grasp of Power Delivery Network (PDN) design and optimization.* Conduct extensive SIPI simulations (pre-layout and post-layout) to optimize signal integrity and power integrity performance at a system level.* Influence die changes based on simulation results to ensure optimal SIPI performance.* Implement and maintain robust SI/PI strategies throughout the product development lifecycle (die and package).* Proactively identify and address potential SIPI issues early in the design process.* Stay abreast of the latest industry trends, emerging tools, and methodologies in SIPI, PDN design, and SerDes transceiver development.* Provide technical guidance and mentorship to other SIPI engineers within the team.* Develop and refine methodologies for running simulations to ensure robust and reliable PDN systems.* Develop strategies and methodologies to guarantee robust performance of high-speed SerDes transceivers, including equalization techniques and advanced jitter analysis.* Collaborate effectively with external partners, suppliers, and customers on SI/PI-related topics.* Actively contribute to the development of new design methodologies, innovative tools, and streamlined processes to continuously improve SIPI design efficiency and product performance.**Requirements/Qualifications:*** Bachelor of Science (BS) degree in Electrical Engineering or Electronic --Engineering* 15+ years of relevant experience* 10+ yeas of practical, hands-on experience directly related to Signal Integrity and Power Integrity (SIPI).* Extensive practical experience in Printed Circuit Board (PCB) design and layout principles.* High-Speed SerDes (Serializer/Deserializer) experience is highly desirable, especially troubleshooting channel-related issues for 32G transceivers and beyond.* Demonstrated experience in resolving SI/PI-related challenges, including Power Delivery Network (PDN) optimization and noise mitigation.* Build and construct system level topologies for co-sims on PDN and transceivers* Experience in performing package analysis and optimization (thermal and mechanical considerations) is a plus.* Robust understanding of system-level SIPI design methodologies and analysis techniques (die-level, package-level, board-level).* Proficiency in analyzing and optimizing signal and power integrity across different levels of integration.* Thorough understanding of PCB manufacturing processes (design to production).* Strong analytical and problem-solving skills.* In-depth understanding of S-Parameter extraction techniques and system-level channel modeling.* Expertise in via modeling, connector Time Domain Reflectometry (TDR) analysis, and stack-up analysis.* Adept at equalization techniques, jitter analysis, eye diagram analysis, and addressing channel impairments (return loss, insertion loss).* Strong, hands-on experience with industry-standard Field Solvers: Ansys HFSS, Ansys Siwave, Mentor Graphics Hyperlynx, and HSPICE, Redhawk* Experience with simulation tools: Keysight ADS and Mentor Graphics Hyperlynx for pre- and post-layout simulation and analysis.* Hands-on experience with Vector Network Analyzers (VNAs), Time Domain Reflectometers (TDRs), Sampling and Real-Time Oscilloscopes, Bit Error Rate Testers (BERTs), de-embedding techniques, and jitter analysis equipment.Preferred Qualifications:* Experience with IBIS-AMI modeling, validation, and correlation is a significant plus.* Master of Science (MS) degree in a relevant engineering field is preferable.**Travel Time:**0% - 25%**Physical Attributes:**Feeling, Hearing, Reaching, Seeing, Talking, Works Alone**Physical Requirements:**10% Standing, 10% Walking, 80% Sitting, 100% in-doors; Usual business hours**Pay Range:**We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature. Find more information about all our benefits at the link below:The annual base salary range for this position, which could be performed in the US, is $91,000 - $232,000.\*\*Range is dependent on numerous factors including job location, skills and experience.Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law. For more information on applicable equal employment regulations, please refer to the .**To all recruitment agencies**: *Microchip Technology Inc. **does not** accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.*At Microchip, employees are our greatest strength. As one of the top performing semiconductor companies in the world, we are led by a set of guiding values and a mission to empower innovation to enhance the human experience.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Technical Staff-Design (Signal and Power Integrity)
Senior Technical Staff-Design (Signal and Power Integrity)

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Sr Tech Staff Engineer - Design (Signal & Power Integrity)
Sr Tech Staff Engineer - Design (Signal & Power Integrity)

Microchip • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits day one
ESPP with 2-year look back
Technical Staff Engineer - Applications
Technical Staff Engineer - Applications

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits from day one
Quarterly bonus payments
Retirement savings plans
+1
Principal Engineer-Design
Principal Engineer-Design

Microchip Technology Inc. • Chandler (AZ), Northern (KY)

On-site
USD 75,000 - 232,000
Health benefits from day one
ESPP with 2-year look-back
Retirement savings plan
Technical Staff Engineer-Design (Digital Logic)
Technical Staff Engineer-Design (Digital Logic)

Microchip Technology Inc. • Colorado Springs (CO)

On-site
USD 91,000 - 232,000
Health benefits starting day one
Retirement savings plans
Quarterly bonus payments
Senior Engineer I - Product
Senior Engineer I - Product

Microchip • San Jose (CA)

Hybrid
USD 70,304 - 205,000
Senior Technical Staff Engineer-Applications
Senior Technical Staff Engineer-Applications

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 120,000 - 180,000
Technical Staff Engineer - Design (FPGA Fabric)
Technical Staff Engineer - Design (FPGA Fabric)

Microchip Technology Inc. • San Jose (CA)

Hybrid
USD 91,000 - 232,000
Health benefits from day one
Retirement savings plan
Employee stock purchase program (ESPP)
Technical Staff Engineer - Process Integration
Technical Staff Engineer - Process Integration

Microchip • San Jose (CA)

Hybrid
USD 91,000 - 232,000
Health benefits from day one
Retirement savings plans
ESPP program with 2 year look back
Senior Engineer I - Product
Senior Engineer I - Product

Microchip Technology Inc. • Boulder (CO)

On-site
USD 70,000 - 205,000
Wellness & Medical Benefits
Quarterly Bonus
Restricted Stock Grant
+4