Senior Staff Design Verification Engineer

Renesas

Melbourne (FL)

On-site

USD 130,000 - 190,000

Full time

11 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical
Health savings account
Dental
Vision
Life insurance
AD&D
Pet insurance
Paid sick time
Paid holidays
Paid vacation

Job summary

Renesas is seeking a Senior Staff Design Verification Engineer to provide technical leadership for verification of memory interface products for data center, AI, and cloud applications. The role focuses on DDR6 and future generations, leveraging SystemVerilog and UVM to drive verification strategy and test environments.

Candidates should have 10+ years in semiconductor design verification, strong leadership, and proven ability to mentor engineers while coordinating with design and verification

Qualifications

  • 10+ years in semiconductor design verification.
  • Strong SystemVerilog and UVM expertise with testbench development.
  • Proven leadership in verification strategy and mission-critical projects.

Responsibilities

  • Provide technical leadership for verification of complex semiconductor designs at block and system levels.
  • Define and drive verification strategies, test plans, and coverage approaches.
  • Develop and optimize SystemVerilog/UVM verification environments and testbenches.
  • Mentor verification engineers and coordinate with design teams to meet requirements.
  • Communicate risks and status to leadership and stakeholders.

Skills

SystemVerilog
UVM
Verification leadership
Block & system level verification
Debugging

Education

Bachelor's or Master's in Electrical/Computer Engineering

Tools

UVM testbenches
Verification environments

Job description

  • Full-time
  • Employment Type: Regular (PERM)
  • Remote Work Available: No
Job Description

*Please Note: Candidates for this role must be open to relocation to Duluth, GA.

Renesas is looking for a highly experienced Senior Staff Design Verification Engineer to provide technical leadership for the verification of leading-edge memory interface products for data center, AI, and cloud computing applications.

This role will help drive verification strategy and execution for advanced memory data buffer products, including DDR6 and future generations. The ideal candidate is a recognized technical expert with deep semiconductor design verification experience using SystemVerilog and UVM. Previous DDR or memory experience is an advantage, but is not required.

Key Responsibilities

  • Provide technical leadership for verification of complex semiconductor designs at the block and system level.
  • Define and drive verification strategies, methodologies, test plans, and coverage approaches for complex designs and features.
  • Lead the development and optimization of SystemVerilog/UVM verification environments and testbenches.
  • Drive verification execution, functional coverage, debugging, and coverage closure.
  • Take ownership of significant verification efforts and make independent technical decisions regarding verification methods, techniques, and priorities.
  • Work closely with design engineers and other technical stakeholders to ensure designs meet functional and performance requirements and are effectively verifiable.
  • Analyze complex verification and design issues, determine root causes, and drive solutions.
  • Anticipate technical challenges and identify improvements to verification methodologies, processes, quality, and efficiency.
  • Drive the development of reusable verification solutions, methodologies, and best practices that can benefit broader engineering efforts.
  • Participate in and provide technical leadership during architecture, feasibility, design, and technical reviews.
  • Serve as a subject matter expert in design verification and provide technical guidance on complex problems.
  • Mentor and provide guidance to verification engineers across projects and experience levels.
  • Coordinate with technical stakeholders across teams and disciplines to achieve verification milestones and objectives.
  • Communicate verification status, technical risks, recommendations, and readiness to engineering leadership and project stakeholders.
Qualifications
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field, or equivalent experience.
  • 10+ years of related experience in semiconductor design verification
  • Deep experience in semiconductor design verification, including technical leadership of complex verification efforts.
  • Advanced proficiency with SystemVerilog and extensive hands-on experience with UVM (Universal Verification Methodology).
  • Experience defining verification strategies and developing verification plans from product and design specifications.
  • Strong experience developing, optimizing, and debugging UVM-based verification environments and testbenches.
  • Strong experience with functional verification, coverage, checkers, test development, debugging, and coverage closure.
  • Demonstrated ability to independently resolve complex technical problems and make verification methodology decisions.
  • Demonstrated ability to provide technical guidance and mentorship to other engineers

Preferred Qualifications

  • Experience with DDR4, DDR5, memory interfaces, data buffers, or other high-speed memory technologies.
  • Experience leading verification efforts across multiple blocks, features, or engineering groups.
  • Experience developing verification methodologies or best practices with applicability beyond an individual project.

*Please Note: Candidates for this role must be open to relocation to Duluth, GA.

Additional Information

Renesas offers a full range of elective benefits including medical, health savings account (with applicable medical plan), dental, vision, health and/or dependent care flexible spending accounts, pre-tax commuter benefits, life insurance, AD&D, and pet insurance. In addition to elective benefit options, benefited employees receive company-paid life insurance and AD&D, LTD, short term medical benefits as well as paid sick time, paid holidays, and accrued paid vacation. New employees will attend a detailed benefit orientation to learn more about our many benefits and resources.

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world-leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement .

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Staff Design Verification Engineer
Senior Staff Design Verification Engineer

Renesas • Tampa (FL)

On-site
USD 140,000 - 190,000
Medical and dental benefits
Life insurance and AD&D
Paid time off and holidays
+1
Senior Staff Design Verification Engineer
Senior Staff Design Verification Engineer

Renesas Electronics Corp. • Duluth (GA)

On-site
USD 150,000 - 190,000
Health insurance
Dental & Vision
401(k) plan
+2
Staff Design Verification Engineer
Staff Design Verification Engineer

Renesas Electronics • Raleigh (NC)

On-site
USD 120,000 - 180,000
Medical benefits
401(k) matching
Paid time off
Senior Staff Design Verification Engineer
Senior Staff Design Verification Engineer

Renesas Electronics • Orlando (FL)

On-site
USD 150,000 - 190,000
Comprehensive benefits package
Paid time off
Staff Design Verification Engineer
Staff Design Verification Engineer

Renesas Electronics Corp. • Duluth (GA)

On-site
USD 120,000 - 190,000
Medical benefits
Dental & Vision insurance
Paid time off
Staff Design Verification Engineer
Staff Design Verification Engineer

Renesas Electronics Corp. • Duluth (GA)

On-site
USD 120,000 - 180,000
Medical benefits
Dental & vision
Paid time off
+1
Staff Design Verification Engineer
Staff Design Verification Engineer

Renesas • Melbourne (FL)

On-site
USD 140,000 - 170,000
Medical benefits
Health savings account (HSA)
Dental
+5
Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas • Tampa (FL)

On-site
USD 140,000 - 190,000
Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas • Melbourne (FL)

On-site
USD 140,000 - 190,000
Design Verification Engineer
Design Verification Engineer

Renesas • Tampa (FL)

On-site
USD 140,000 - 185,000