Principal Design Verification Engineer

Renesas

Tampa (FL)

On-site

USD 140,000 - 190,000

Full time

2 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Renesas is seeking a Principal Design Verification Engineer to lead verification strategy for next‑generation semiconductor memory interface products, including data buffer silicon. The role emphasizes SystemVerilog/UVM, design verification ownership, and collaboration with RTL/design teams to meet performance and functionality goals.

The candidate will architect and optimize verification environments, drive coverage, and mentor engineers.

Qualifications

  • Requires a Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
  • Extensive semiconductor design verification experience with ownership of complex verification efforts.
  • Expert-level proficiency with SystemVerilog and UVM.

Responsibilities

  • Lead verification strategy and execution for complex semiconductor designs at the block and system level.
  • Define verification methodologies, test plans, coverage strategies, and verification environments.
  • Architect, develop, maintain, and optimize SystemVerilog/UVM testbenches and verification environments.
  • Drive test development, functional coverage, checkers, constrained‑random verification, and coverage closure.
  • Provide technical guidance and mentorship to verification engineers and lead the team to signoff.

Skills

SystemVerilog
UVM
Verification strategies
Test plans
Debugging
Mentoring
Technical leadership
DDR memory experience

Education

Bachelor's or Master's in Electrical Engineering, Computer Engineering, Computer Science, or related field

Tools

UVM environments
DDR memory interfaces

Job description

*Please Note: Candidates for this role must be open to relocation to Duluth, GA.

We are seeking a Principal Design Verification Engineer to provide technical leadership for verification of next-generation semiconductor memory interface products, including data buffer silicon.

This role will drive verification strategy and execution for complex digital designs, working closely with design teams to ensure functionality, performance, and product requirements are met. The ideal candidate brings deep semiconductor verification expertise with SystemVerilog and UVM. Previous DDR or memory experience is an advantage, but is not required.

This is an opportunity to take significant technical ownership while contributing to next-generation DDR6 technology.

Key Responsibilities
  • Lead verification strategy and execution for complex semiconductor designs at the block and system level.
  • Define verification methodologies, test plans, coverage strategies, and verification environments.
  • Architect, develop, maintain, and optimize SystemVerilog/UVM testbenches and verification environments.
  • Drive test development, functional coverage, checkers, constrained-random verification, and coverage closure.
  • Take technical ownership of verification for assigned blocks, features, and environments from planning through signoff.
  • Work closely with RTL and design engineers to ensure designs meet functional and performance requirements and are effectively verifiable.
  • Analyze specifications, design implementation, and verification results to identify functional gaps and design issues.
  • Drive debugging and resolution of complex verification failures.
  • Develop scalable and reusable verification components, methodologies, and best practices.
  • Identify and lead improvements in verification efficiency, quality, performance, and reuse.
  • Participate in architecture, feasibility, design, and technical reviews.
  • Provide technical guidance and mentorship to verification engineers.
  • Serve as a technical expert for assigned verification methodologies and tools.
  • Communicate verification progress, coverage, technical risks, and readiness to engineering leadership and project stakeholders.
Qualifications

Required Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
  • Extensive experience in semiconductor design verification, with demonstrated technical ownership of complex verification efforts.
  • Expert-level proficiency with SystemVerilog.
  • Significant hands-on experience with UVM (Universal Verification Methodology), including development and optimization of UVM-based verification environments.
  • Experience defining verification strategies and developing verification plans from design and product specifications.
  • Strong experience with functional verification, constrained-random testing, functional coverage, checkers, debugging, and coverage closure.
  • Experience partnering closely with RTL/design engineering teams throughout the verification lifecycle.
  • Demonstrated ability to independently solve complex verification and design problems.
  • Ability to provide technical leadership and mentoring within a verification team.

Preferred Qualifications

  • Experience with DDR, memory interfaces, memory controllers, data buffers, or related semiconductor technologies.
  • Experience with DDR4 and/or DDR5.
  • Verification experience with complex high-speed interfaces, protocols, or mixed-signal semiconductor products.
  • Experience leading verification efforts through coverage closure and signoff.

*Please Note: Candidates for this role must be open to relocation to Duluth, GA.

Additional Information

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

  • We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement .

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas • Melbourne (FL)

On-site
USD 140,000 - 190,000
Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas • Chandler (AZ)

On-site
USD 150,000 - 190,000
Principal Design Verification Architect (SystemVerilog/UVM)
Principal Design Verification Architect (SystemVerilog/UVM)

Renesas Electronics Corp. • California

On-site
USD 140,000 - 210,000
Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas Electronics • Raleigh (NC)

On-site
USD 140,000 - 210,000
Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas Electronics • Orlando (FL)

On-site
USD 150,000 - 190,000
Staff Design Verification Engineer
Staff Design Verification Engineer

Renesas Electronics • Raleigh (NC)

On-site
USD 120,000 - 180,000
Medical benefits
401(k) matching
Paid time off
Senior Staff Design Verification Engineer
Senior Staff Design Verification Engineer

Renesas • Melbourne (FL)

On-site
USD 130,000 - 190,000
Medical
Health savings account
Dental
+7
Senior Staff Design Verification Engineer
Senior Staff Design Verification Engineer

Renesas • Tampa (FL)

On-site
USD 140,000 - 190,000
Medical and dental benefits
Life insurance and AD&D
Paid time off and holidays
+1
Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas Electronics Corp. • Texas

On-site
USD 120,000 - 160,000
Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas Electronics Corp. • Georgia

On-site
USD 140,000 - 200,000