Senior Server SoC Performance Architect

Qualcomm

San Diego (CA)

On-site

USD 198,600 - 297,800

Full time

14 days+

Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Qualcomm Technologies, Inc. is seeking a Senior SoC Performance Architect to lead server CPU workload analysis, performance modeling, and competitive projection across hardware and software. You will evaluate SoC products, build performance insights, and guide product decisions.

Collaboration across architecture, design, software, and systems teams is essential. The role focuses on end-to-end system performance for complex server workloads, with hands-on debugging and modeling to drive

Qualifications

Bachelor's degree in Electrical Engineering, Computer Science, or related field and 6+ years of Systems Engineering or related work experience.
Master's degree in Electrical Engineering, Computer Science, or related field and 5+ years of Systems Engineering or related work experience.
PhD in Electrical Engineering, Computer Science, or related field and 4+ years of Systems Engineering or related work experience.
2+ years of experience in one or more system architecture technology areas and products (e.g., Power System, Shared Resource Management, Limits/Thermal Management, Hardware Islands).

Responsibilities

Drive workload-based performance analysis for server SoCs, with emphasis on CPU-intensive and system-level workloads.
Enable, run, and characterize complex server workloads on pre-silicon and post-silicon platforms.
Perform detailed bottleneck analysis across CPU cores, caches, memory hierarchy, on-chip fabric, memory controllers, and I/O subsystems.
Build analytical and empirical models for workload behavior, performance scaling, and feature sensitivity.
Develop performance projections for internal products and competitive external products.
Conduct sensitivity studies to hardware and software parameters such as frequency, cache size, memory latency/bandwidth, prefetch behavior, SMT, compiler options, scheduling, and system configuration.
Identify optimization opportunities across both hardware and software, and drive recommendations to architecture, design, compiler, OS, firmware, and application teams.
Partner closely with hardware and software organizations to root-cause performance gaps and drive cross-functional optimization plans.
Define methodologies, metrics, and KPI frameworks for workload analysis, performance tracking, and feature evaluation.
Use profiling and performance monitoring tools to collect PMU data, hotspot profiles, call stacks, CPI breakdowns, memory behavior, and microarchitectural stall analysis.
Summarize findings for technical and executive audiences, including architecture tradeoffs, product implications, and competitive positioning.