Senior Product Planning Engineer - Simulation, Security, and Deployment

CareerArc

San Jose (CA)

On-site

USD 150,000 - 200,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

AMD is seeking a Senior Engineer for Vivado Design Tools, located in San Jose, CA (preferred) or Longmont, CO. You will own verification methodology and simulation technologies, focusing on UVM and HDL simulation to drive FPGA/SoC design validation and deployment.

The role bridges R&D, product planning, and technical marketing, shaping the roadmap, and representing AMD at industry forums with customers and partners.

Qualifications

  • Deep expertise in UVM, SystemVerilog, and modern verification methodologies.
  • Experience with RTL simulation, HDL languages, and multi-language environments.
  • Familiarity with IP protection, encryption, and licensing considerations.

Responsibilities

  • Define product roadmap for simulation, encryption, and deployment.
  • Translate verification challenges into methodologies and enablement content.
  • Engage with customers and strategic partners to shape product direction and trust.

Skills

UVM
SystemVerilog
RTL verification
HDL simulation
AI copilots usage

Education

Bachelor’s/Master’s/PhD in CS/CE/EE

Tools

Vivado Simulator
Xcelium
Questa
Riviera

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we're looking for talent who feel the same: people who want to leave the planet better than they found it, those who don't shy away from humanity's challenges but are determined to help solve them.

AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you're designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward.

THE ROLE

As a Senior Engineer for AMD Vivado™ Design Tools, you will serve as the technical owner for verification methodology and simulation technologies, with a primary focus on UVM, SystemVerilog, HDL simulation, and technical product strategy. You will lead the evolution of Vivado's simulation ecosystem, helping customers develop, verify, and deploy complex FPGA and adaptive SoC designs with industry-leading methodologies and tools.

In this highly visible role, you will bridge engineering, product planning, and technical marketing by defining product direction, influencing verification methodologies, and representing AMD to strategic customers and industry partners. You will own the roadmap for UVM-based verification flows, HDL simulation (VHDL, Verilog, and SystemVerilog), Vivado Simulator capabilities, RTL encryption/IP protection, and deployment technologies including installation, licensing, and software delivery.

Working closely with R&D, Applications Engineering, Sales, and key customers, you will translate real-world verification challenges into product innovations that improve productivity, interoperability, and customer success. We operate with an AI-first engineering mindset and encourage the use of AI agents and copilots to accelerate product development, customer enablement, and engineering workflows.

THE PERSON

You are recognized as a technical leader in digital design verification, with deep expertise in UVM, SystemVerilog, and modern simulation methodologies. Beyond your technical depth, you're motivated by shaping product direction, influencing engineering organizations, and working directly with strategic customers to solve their most complex verification challenges.

You can seamlessly transition between defining long-term product strategy, collaborating with engineering teams on new capabilities, presenting verification methodologies at technical conferences, and supporting executive-level customer engagements. You understand both the technical and business aspects of EDA tools and have a passion for improving verification productivity across the FPGA and adaptive computing ecosystem.

You thrive in highly collaborative environments, influence without formal authority, and are comfortable driving initiatives that span engineering, product management, applications engineering, sales, and executive leadership. Your combination of verification expertise, customer focus, and strategic thinking enables you to shape the future of AMD's verification and simulation capabilities.

KEY RESPONSIBILITIES:
Product Planning:
  • Shape the strategic roadmap for simulation, RTL encryption/security, and deployment — translating customer needs, competitive dynamics, and technology trends into a coherent product vision across annual and quarterly planning cycles.
  • Drive competitive differentiation by deeply understanding the market landscape — where AMD leads, where we're challenged, and what moves will create the most customer value.
  • Define third-party partnership strategy (Xcelium, Questa, Riviera) — ensuring interoperability, certification, and commercial alignment that strengthens the AMD ecosystem.
  • Represent AMD in industry standards bodies for IP protection and encryption, influencing the direction of the standards our customers depend on.
  • Own licensing and deployment strategy end-to-end — from commercial model innovation and architecture decisions to Legal/compliance alignment and enterprise scalability.
Technical Marketing:
  • Be the bridge between R&D innovation and customer success — turning complex simulation, security, and deployment capabilities into clear methodology guidance, enablement content, and compelling positioning.
  • Drive technical thought leadership at flagship events and through direct customer engagements that shape both AMD's reputation and our product direction.
  • Serve as the primary technical resource for strategic sales opportunities — enabling complex deals with deep domain expertise and customer-facing credibility.
  • Ensure AMD's simulation, encryption, and deployment guidance reflects real-world customer complexity — validating flows, publishing authoritative documentation, and continuously raising the bar on technical accuracy.
Senior/Strategic:
  • Operate as a senior technical leader across the organization — influencing VP/CVP decisions, representing the team in executive forums, and driving cross-functional alignment on initiatives that span Engineering, Sales, Legal, and Support.
  • Lead high-stakes customer escalations with executive-level communication and resolution ownership.
  • Elevate the team through mentorship, knowledge sharing, and by modeling what great customer engagement looks like.
PREFERRED EXPERIENCE:
  • Deep expertise in RTL simulation and verification — you've lived in the world of UVM, formal methods, and multi-language simulation and can speak to it with authority.
  • Familiarity with IP protection/encryption technology and the compliance landscape surrounding it.
  • Experience owning or significantly influencing a product roadmap in EDA, semiconductor tools, or a related technical domain.
  • Hands-on experience applying AI agents and copilots to drive EDA tools, automate engineering workflows, or solve complex technical problems.
  • Track record of operating at the intersection of technical depth and business impact — whether through customer escalations, competitive strategy, or executive-level influence.
  • Comfort with licensing models, enterprise software deployment, or platform engineering is a strong plus.
  • Proven ability to communicate complex technical concepts to diverse audiences — from engineers to executives to customers.
ACADEMIC CREDENTIALS:
  • Bachelor's, Master's, or PhD degree in Computer Science, Computer Engineering, Electrical Engineering, with related experiences in UVM.
LOCATION:

San Jose, California (preferred) or Longmont, Colorado.

This role is not eligible for visa sponsorship.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Product Planning Engineer - Simulation, Security, and Deployment
Senior Product Planning Engineer - Simulation, Security, and Deployment

AMD • San Jose (CA)

On-site
USD 180,000 - 240,000
Silicon Design Verification Engineer
Silicon Design Verification Engineer

Socket.dev • San Jose (CA)

On-site
USD 120,000 - 190,000
Senior Product Planning Engineer - Simulation, Security, and Deployment
Senior Product Planning Engineer - Simulation, Security, and Deployment

Advanced Micro Devices • San Jose (CA)

On-site
USD 170,000 - 250,000
Silicon Design Verification Engineer
Silicon Design Verification Engineer

AMD • United States

On-site
USD 120,000 - 180,000
AMD benefits at a glance
Fellow Architect, Functional & Performance Verification
Fellow Architect, Functional & Performance Verification

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 180,000 - 320,000
Senior ASIC Verification Engineer (PCIe/CXL)
Senior ASIC Verification Engineer (PCIe/CXL)

Advanced Micro Devices • San Jose (CA), Northern (KY)

Hybrid
USD 140,000 - 210,000
Design Verification Engineer-Systems Verilog/UVM
Design Verification Engineer-Systems Verilog/UVM

AMD • San Jose (CA)

Hybrid
USD 120,000 - 180,000
AMD benefits
Hybrid work model
Equal opportunity employer
Silicon Design Verification Engineer
Silicon Design Verification Engineer

AMD • San Jose (CA)

On-site
USD 120,000 - 190,000
Silicon Design Verification Engineer
Silicon Design Verification Engineer

Advanced Micro Devices • San Jose (CA), Northern (KY)

Hybrid
USD 150,000 - 190,000
AMD benefits
ASIC Design Verification Engineer
ASIC Design Verification Engineer

Advanced Micro Devices • City of Rochester (NY), Northern (KY)

Hybrid
USD 120,000 - 180,000
AMD benefits