Senior Post-Silicon Validation Engineer - Display SoCs

Compunnel, Inc.

Sunnyvale, Northern (CA, KY)

Hybrid

USD 170,000 - 210,000

Full time

2 days ago
Be an early applicant
Application generator

Get a reply from this recruiter — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Compunnel, Inc. is seeking a Senior Post-Silicon Validation Engineer in Sunnyvale, CA, to validate display SoCs, mixed-signal SoCs and IP, and to develop silicon validation infrastructure using C, C++, and Python.

You will define validation strategies, execute bring-up and debugging, validate software stacks, and drive cross-functional debugging across RTL, architecture, and firmware teams.

Qualifications

  • Strong RTL experience.
  • Embedded firmware development and debugging expertise.
  • Experience with ARM SoC technologies.
  • Strong display and graphics domain experience.
  • Experience validating display SoCs, mixed-signal SoCs and IP.
  • Experience with silicon bring-up, debugging, workload enablement and software stack validation.
  • Experience with performance and power characterization.
  • Strong programming in C, C++ and Python.
  • Experience building validation infrastructure for emulation, FPGA and first-silicon platforms.
  • Experience creating automated data collection flows and analyzing large datasets.
  • Experience tracking test coverage, documenting defects and driving cross-functional debugging.

Responsibilities

  • Validate display SoCs, mixed-signal SoCs and IP.
  • Define validation strategies and test plans for new IP blocks.
  • Develop silicon validation infrastructure using C, C++, and Python for emulation, FPGA, and first-silicon platforms.
  • Identify validation risks and mitigation strategies.
  • Execute silicon bring-up and debugging activities.
  • Support workload enablement and software stack validation.
  • Perform performance and power characterization.
  • Create automated data collection flows and convert large datasets into executive summaries.
  • Track test coverage and document defects.
  • Drive cross-functional debugging and verify silicon fixes.
  • Participate in design reviews and provide recommendations to strengthen validation coverage.
  • Collaborate with factory test teams to align validation and production characterization strategies.

Skills

RTL
Embedded firmware
ARM SoCs
Display domain
Silicon bring-up
Debugging
C
C++
Python
Validation infrastructure
Emulation
FPGA
First-silicon
Data collection
Data analysis
Cross-functional collaboration
Performance characterization
Power characterization
Automation

Tools

Emulation platforms
FPGA tooling
Silicon bring-up toolchains

Job description

Compunnel, Inc. is seeking a Senior Post-Silicon Validation Engineer in Sunnyvale, CA, to validate display SoCs, mixed-signal SoCs and IP, and to develop silicon validation infrastructure using C, C++, and Python.

You will define validation strategies, execute bring-up and debugging, validate software stacks, and drive cross-functional debugging across RTL, architecture, and firmware teams.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Post Silicon Validation Engineer
Post Silicon Validation Engineer

Compunnel, Inc. • Sunnyvale (CA), Northern (KY)

Hybrid
USD 170,000 - 210,000
Senior Silicon Validation Engineer (Pre/Post‑Silicon)
Senior Silicon Validation Engineer (Pre/Post‑Silicon)

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
Silicon Validation Engineer
Silicon Validation Engineer

Quest Global • San Jose (CA)

On-site
USD 90,000 - 120,000
Silicon Validation Engineer: Hardware Bring-Up & Debug
Silicon Validation Engineer: Hardware Bring-Up & Debug

ClinDCast LLC • Santa Clara (CA)

On-site
USD 120,000 - 160,000
Post-Silicon Validation Engineer: Mixed-Signal & Automation
Post-Silicon Validation Engineer: Mixed-Signal & Automation

Unconventional AI • Palo Alto (CA)

On-site
USD 150,000 - 210,000
Health benefits
401(k) matching
Unlimited PTO
+1
Senior Post-Silicon Validation Architect
Senior Post-Silicon Validation Architect

K2Spacecorporation • United States

Hybrid
USD 170,000 - 250,000
Equity in the company
Senior Post-Silicon Validation Engineer — SoC Bring-Up Lead
Senior Post-Silicon Validation Engineer — SoC Bring-Up Lead

Socket.dev • Los Angeles (CA)

On-site
USD 170,000 - 250,000
Paid time off
Medical/dental/vision coverage
Life insurance
+1
Senior Post-Silicon Validation Engineer — Hybrid + Equity
Senior Post-Silicon Validation Engineer — Hybrid + Equity

K2 Space • Seattle (WA)

Hybrid
USD 170,000 - 250,000
Paid time off
Medical/dental/vision coverage
Life insurance
+1
Silicon Validation Intern: Debug & Characterize Systems
Silicon Validation Intern: Debug & Characterize Systems

Cadence • San Jose (CA)

On-site
USD 55,000 - 95,000
Lead Post-Silicon Validation for High-Power SoCs
Lead Post-Silicon Validation for High-Power SoCs

K2 Space Corporation • Los Angeles (CA)

On-site
USD 170,000 - 250,000
Paid time off
Medical/dental/vision coverage
Life insurance
+2