Senior Package Layout Engineer - Hardware, Senior Package Layout Engineer - Hardware

NVIDIA; Oregon (WI); On-site; USD 136,000 - 258,750; Full time

Job summary

A leading technology firm is seeking a Senior Package Layout Engineer to design and develop detailed layouts of IC substrates. The role involves collaboration with technical teams to enhance design productivity and resolve technical issues. Qualifications include a B.S. in Electrical Engineering and 5+ years in PCB Layout. Strong skills in Cadence APD are essential. The position offers a competitive salary range of $136,000 - $258,750 based on level and experience.

Qualifications

• 5+ years of experience in PCB Layout of graphics cards and related technology.
• Proven experience in substrate layout of wire bond and flip chip packages.
• Significant background with PCB layout tools including Constraint Manager.

Responsibilities

• Collaborate to implement high speed/density ASIC packages.
• Optimize package pinout incorporating system level trade-offs.
• Develop methodologies to improve layout productivity.

Skills

PCB Layout

Cadence APD

Signal integrity

High-speed design

Education

B.S. Electrical Engineering or equivalent experience

Tools

Cadence APD

Virtuoso

Valor

Job description

Overview

NVIDIA's GPUs and SOCs are the world leaders in power, performance and efficiency. We are continually innovating to deliver new and creative, unusual solutions to extraordinary problems in a wide range of sectors. To this purpose, we are now seeking a hard-working Senior Package Layout Engineer who is committed to making a difference in the world through their contributions!

This position will collaborate with the Technical Package Lead and different design teams in the design and development of sophisticated, detailed layout of IC substrates for NVIDIA products. In addition, work with design teams to plan schedules, resolve costs, manufacturing, and electrical design issues.

Responsibilities

• As part of a Layout team, you will collaborate to implement high speed/density ASIC packages.
• Perform substrate breakout patterns for ASIC packages.
• Optimize package pinout incorporating system level trade-offs of pins assignment.
• Help perform package routing, placement, stack-up, reference plane and power distribution using Cadence APD or SiP tool suite.
• Propose layout design trade-offs to the Technical Package Lead for resolution and implementation.
• Conduct design feasibility studies to evaluate the Package design goals for size, cost, and system performance.
• Develop symbols and CAD library databases using Cadence APD design tools
• Develop methodologies to improve layout productivity

Qualifications

• Hold a B.S. Electrical Engineering or equivalent experience
• 5+ years experience in PCB Layout of graphics cards, motherboards, line cards or other related technology. Experience with HDI designs is a plus
• Proven experience in substrate layout of wire bond and flip chip packages, preferred
• Significant background with Cadence APD or SiP and/or PCB layout tools (including Constraint Manager)
• Solid understanding of high-speed design signal integrity practices
• Experience with Virtuoso and Calibre is a plus
• Experience using Valor is helpful

Compensation and Benefits

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 212,750 USD for Level 3, and 168,000 USD - 258,750 USD for Level 4. You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until February 10, 2026.

This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

JR2012300