Senior Memory Technologist (ReRAM)

onsemi

Gresham (OR)

On-site

USD 140,000 - 190,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

onsemi is seeking a senior technical professional to join the IC Technology Development organization and help define next-generation embedded memory technologies. The successful candidate will provide technical leadership across memory bitcell development, process integration, silicon characterization, reliability qualification, and reusable memory IP enablement.

This role operates in a cross-functional Memory Center of Excellence, partnering with device engineering, process integration, circuit

Qualifications

  • Master of Science or Ph.D. in Electrical Engineering, Materials Science, Physics, Semiconductor Engineering, or a related technical discipline.
  • 5-10 years of relevant semiconductor industry experience in technology development, process integration, device engineering, characterization, reliability, or memory development.
  • Strong understanding of semiconductor devices, wafer fabrication, process integration, and electrical characterization methodologies.
  • Experience planning and analyzing DOE/split experiments, silicon learning vehicles, statistical data sets, yield learning, or technology qualification data.
  • Knowledge of memory characterization methods including read, write, retention, endurance, variability, margin, and failure-mode evaluation.
  • Working knowledge of device modeling, compact model correlation, SPICE/TCAD simulation concepts, or circuit-to-silicon correlation.
  • Familiarity with semiconductor reliability principles and qualification methodologies such as HTOL, retention, endurance, ESD, latch-up, and failure analysis.
  • Demonstrated ability to lead complex cross-functional engineering efforts from concept through silicon learning and qualification readiness.
  • Excellent written and verbal communication skills with ability to present technical recommendations, risks, and tradeoffs to cross-functional teams.

Responsibilities

  • Lead development of advanced embedded memory technologies with emphasis on ReRAM and other emerging non-volatile memory solutions.
  • Define memory technology requirements including PPA targets, density goals, endurance, retention, cost, yield, and manufacturability criteria.
  • Drive bitcell and array architecture evaluations, including topology selection, assist schemes, variability assessment, margin analysis, and DFM assumptions.
  • Plan and execute silicon learning activities, including test-chip definition, split/DOE planning, metrology, electrical characterization, and data analysis.
  • Analyze read/write behavior, endurance, retention, disturb mechanisms, variation, failure Pareto trends, and model-to-silicon correlation.
  • Partner with process integration and module teams to align FEOL/BEOL process modules, integration assumptions, and manufacturing readiness.
  • Translate silicon learning into design rules, compact models, memory assumptions, characterization specifications, and reusable technology collateral.
  • Support memory IP development including periphery assumptions, compiler needs, verification criteria, release checklist, and sign-off constraints.
  • Define reliability stress plans, qualification gates, activation energy assumptions, failure-mode investigations, and risk register updates
  • Lead cross-functional technical reviews, roadmap discussions, risk escalations, decision gates, and action closure across memory development workstreams.
  • Mentor engineers and communicate complex technical tradeoffs clearly to design, product, manufacturing, quality, and leadership stakeholders.

Skills

Technical leadership
Cross-functional collaboration
DOE planning
Memory technology knowledge
Reliability planning

Education

Master of Science or Ph.D. in Electrical Engineering or related

Tools

SPICE/TCAD
Circuit-to-silicon correlation

Job description

Job Description

onsemi is seeking a self-driven and motivated senior technical professional to join the IC Technology Development organization and help define next-generation embedded memory technologies. The successful candidate will provide technical leadership across memory bitcell development, process integration, silicon characterization, reliability qualification, and reusable memory IP enablement.

This role will operate in a cross-functional Memory Center of Excellence environment, partnering with device engineering, process integration, circuit design, characterization, manufacturing, reliability, and product teams. The position will help convert silicon learning into technology standards, design rules, compact models, IP release collateral, and reliability guardrails for embedded memory platforms.

Responsibilities
  • Lead development of advanced embedded memory technologies with emphasis on ReRAM and other emerging non-volatile memory solutions.
  • Define memory technology requirements including PPA targets, density goals, endurance, retention, cost, yield, and manufacturability criteria.
  • Drive bitcell and array architecture evaluations, including topology selection, assist schemes, variability assessment, margin analysis, and DFM assumptions.
  • Plan and execute silicon learning activities, including test-chip definition, split/DOE planning, metrology, electrical characterization, and data analysis.
  • Analyze read/write behavior, endurance, retention, disturb mechanisms, variation, failure Pareto trends, and model-to-silicon correlation.
  • Partner with process integration and module teams to align FEOL/BEOL process modules, integration assumptions, and manufacturing readiness.
  • Translate silicon learning into design rules, compact models, memory assumptions, characterization specifications, and reusable technology collateral.
  • Support memory IP development including periphery assumptions, compiler needs, verification criteria, release checklist, and sign-off constraints.
  • Define reliability stress plans, qualification gates, activation energy assumptions, failure-mode investigations, and risk register updates
  • Lead cross-functional technical reviews, roadmap discussions, risk escalations, decision gates, and action closure across memory development workstreams.
  • Mentor engineers and communicate complex technical tradeoffs clearly to design, product, manufacturing, quality, and leadership stakeholders.
Qualifications
  • Master of Science or Ph.D. in Electrical Engineering, Materials Science, Physics, Semiconductor Engineering, or a related technical discipline.
  • 5-10 years of relevant semiconductor industry experience in technology development, process integration, device engineering, characterization, reliability, or memory development.
  • Strong understanding of semiconductor devices, wafer fabrication, process integration, and electrical characterization methodologies.
  • Experience planning and analyzing DOE/split experiments, silicon learning vehicles, statistical data sets, yield learning, or technology qualification data.
  • Knowledge of memory characterization methods including read, write, retention, endurance, variability, margin, and failure-mode evaluation.
  • Working knowledge of device modeling, compact model correlation, SPICE/TCAD simulation concepts, or circuit-to-silicon correlation.
  • Familiarity with semiconductor reliability principles and qualification methodologies such as HTOL, retention, endurance, ESD, latch-up, and failure analysis.
  • Demonstrated ability to lead complex cross-functional engineering efforts from concept through silicon learning and qualification readiness.
  • Excellent written and verbal communication skills with ability to present technical recommendations, risks, and tradeoffs to cross-functional teams.
About Us

onsemi (Nasdaq: ON) is driving disruptive innovations to help build a better future. With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety, sustainable energy grids, industrial automation, and 5G and cloud infrastructure. With a highly differentiated and innovative product portfolio, onsemi creates intelligent power and sensing technologies that solve the world’s most complex challenges and leads the way in creating a safer, cleaner, and smarter world.

More details about our company benefits can be found here:

https://www.onsemi.com/careers/career-benefits

About The Team

We are committed to sourcing, attracting, and hiring high-performance innovators, while providing all candidates a positive recruitment experience that builds our brand as a great place to work.

onsemi

onsemi is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, ethnicity, color, religion, ancestry, national origin, age, marital status, pregnancy, sex, sexual orientation, physical or mental disability, medical condition, genetic information, military or veteran status, gender identity, gender expression, or any other protected category under applicable federal, state, or local laws.

If you are an individual with a disability and require a reasonable accommodation to complete any part of the application process, or are limited in the ability or unable to access or use this online application process and need an alternative method for applying, you may contact Talent.acquisition@onsemi.com for assistance.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Embedded Memory Tech Lead - ReRAM
Senior Embedded Memory Tech Lead - ReRAM

onsemi • Gresham (OR)

On-site
USD 140,000 - 190,000
Staff Engineer, SRAM Circuit Design
Staff Engineer, SRAM Circuit Design

Samsung Semiconductor, Inc. • San Jose (CA)

On-site
USD 163,000 - 253,000
4+ weeks paid time off
Charitable giving match
Fertility/adoption stipend
+2
Staff Engineer, SRAM Circuit Design
Staff Engineer, SRAM Circuit Design

Samsung-Semiconductor • San Jose (CA)

On-site
USD 163,000 - 253,000
Give Back
Enjoy Time Off
Care for Family
+3
TD Memory Quality and Reliability Engineer
TD Memory Quality and Reliability Engineer

Intel • Santa Clara (CA)

On-site
USD 156,000 - 220,000
TD Memory Quality and Reliability Engineer
TD Memory Quality and Reliability Engineer

Intel • Hillsboro (OR)

On-site
USD 156,000 - 220,000
TD Memory Quality and Reliability Engineer
TD Memory Quality and Reliability Engineer

Intel • Folsom (CA)

On-site
USD 156,000 - 220,000
Senior Technical Staff Engineer - Analog Design (SRAM Design)
Senior Technical Staff Engineer - Analog Design (SRAM Design)

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits from day one
Retirement savings plans
ESPP program with 2 year look back
Reliability Engineer Lead or Technology Reliability Engineer
Reliability Engineer Lead or Technology Reliability Engineer

Onsemi • San Jose (CA)

On-site
USD 120,000 - 193,700
Senior Engineer, DRAM Applications
Senior Engineer, DRAM Applications

Samsung Semiconductor Inc. • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks of paid time off
Inclusive rewards plan
Flexible work environment
+1
Semiconductor Design Engineer, DRAM: Senior, Staff, or Principal
Semiconductor Design Engineer, DRAM: Senior, Staff, or Principal

Micron Technology, Inc • Boise (ID)

On-site
USD 120,000 - 190,000
Relocation support may be available
Medical, dental and vision plans
Paid time off and holidays