Senior Leader, Electrical Systems Architect (224G/448G High-Speed Interconnects)

QUALCOMM, Inc.

San Diego (CA)

On-site

USD 257,000 - 385,000

Full time

7 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Qualcomm Technologies, Inc. is seeking a Senior Leader, Electrical Systems Architect to define, develop, and productize next‑generation high‑speed electrical interconnect technologies for AI, hyperscale datacenter, networking, and HPC platforms.

You will lead architecture spanning silicon to rack‑scale systems and guide cross‑functional teams to deliver state‑of‑the‑art interconnect solutions. The successful candidate will possess deep expertise in 224G/448G PAM4 signaling, SI/PI methodologies,

Qualifications

  • MS or PhD in Electrical Engineering or related discipline.
  • 15+ years of experience in high-speed communication, networking, or datacenter products.
  • Experience productizing 112G and/or 224G PAM4 electrical systems.

Responsibilities

  • Define and drive end-to-end architecture for 224G/448G PAM4 interconnect systems (SerDes, package, PCB, connector, cable, flyover, rack-scale).
  • Lead system-level SI and PI strategy including channel budgeting, COM analysis, and silicon-to-system correlation.
  • Drive architecture, modeling, and optimization of PHY/SerDes, equalization, FEC, and performance tradeoffs.
  • Partner with silicon, package, board, power, and system teams to productize advanced connectivity solutions.
  • Provide technical leadership for future interconnect roadmaps enabling scalable AI infrastructure.

Skills

High-speed SerDes
PAM4 signaling
Signal Integrity
Power Integrity
Package design
PCB design
Connector design
Advanced packaging
Channel modeling
System-level analysis
IEEE standards knowledge
End-to-end electrical system

Education

MS in Electrical Engineering
PhD in Electrical Engineering

Tools

Cadence Sigrity
HFSS
ADS
HSPICE
MATLAB
Python
SystemVerilog
Verilog-A
COM analysis tools
IBIS-AMI modeling
Clarity
PowerSI

Job description

Company:

Qualcomm Technologies, Inc.



Job Area:

Engineering Group, Engineering Group > Packaging Engineering



General Summary:

The Qualcomm Central Hardware Systems (CHS) team is seeking a Senior Leader, Electrical Systems Architect to define, develop, and productize next-generation high-speed electrical interconnect technologies for AI, hyperscale datacenter, networking, and HPC platforms.



The successful candidate will be a recognized technical leader with deep expertise in 224G/448G PAM4 signaling, SerDes architectures, Signal Integrity (SI), Power Integrity (PI), advanced packaging, PCB design, connector technologies, and end-to-end electrical system analysis. This role will drive architecture and technology decisions spanning silicon, package, PCB, power delivery networks, connectors, cables, CPC/NPC flyover solutions, and rack-scale systems.



Key Responsibilities

  • Define and drive end-to-end architecture for next-generation 224G and 448G PAM4 electrical interconnect systems, including SerDes, package, PCB, connector, cable, CPC, NPC, flyover, and rack-scale connectivity solutions.
  • Lead system-level Signal Integrity (SI) and Power Integrity (PI) strategy, including channel budgeting, COM analysis, insertion loss, return loss, jitter, crosstalk, PDN design, and simulation-to-silicon correlation.
  • Drive architecture, modeling, and optimization of high-speed link technologies spanning PHY/SerDes architectures, equalization techniques, FEC, channel operating margins, and system performance tradeoffs across bandwidth, reach, power, latency, and reliability.
  • Partner across silicon, package, board, power, and system teams to develop and productize advanced electrical connectivity solutions leveraging advanced packaging, CPC/NPC flyover architectures, and next-generation PCB technologies.
  • Provide technical leadership for future interconnect roadmaps, enabling scalable AI infrastructure through innovations in 224G/448G signaling, SI/PI methodologies, heterogeneous integration, and end-to-end electrical system design.


Required:

  • MS or PhD in Electrical Engineering, Computer Engineering, Physics, or related discipline.
  • 15+ years of experience developing high-speed communication, networking, or datacenter infrastructure products.
  • Demonstrated success productizing 112G and/or 224G PAM4 electrical communication systems.


Technical Expertise

  • High-speed SerDes architectures
  • PAM4 communication systems
  • Signal Integrity (SI)
  • Power Integrity (PI)
  • Package, PCB, connector, and cable design
  • Power delivery network architecture
  • Advanced packaging technologies
  • Channel modeling and compliance methodologies
  • End-to-end electrical system architecture
  • AI networking, scale-up, and scale-out infrastructures


Hands-on experience with:

  • ADS, HFSS, CST, HSPICE, MATLAB, Python, Cadence Sigrity, PowerSI, Clarity, SystemVerilog, Verilog-A, COM analysis tools, IBIS-AMI modeling


Preferred Qualifications

  • Experience developing and productizing 224G+ and 448G electrical interconnect solutions.
  • Experience with CPC, NPC, copper flyover architectures, AECs, advanced package substrates, and next-generation PCB technologies.
  • Familiarity with Ethernet, PCIe, UALink, NVLink, OIF CEI, IEEE 802.3, and AI networking fabrics.
  • Experience with chiplets, UCIe, heterogeneous integration, EIC/PIC interfaces, and advanced packaging technologies.
  • Track record influencing technology roadmaps, industry standards, and large cross-functional architecture decisions.
  • Proven technical leadership and mentorship of senior engineering teams.


Minimum Qualifications:

  • Bachelor's degree in Chemical Engineering, Electrical Engineering, Mechanical Engineering, or related field and 10+ years of System/Package Design/Technology Engineering or related work experience.
  • Master's degree in Chemical Engineering, Electrical Engineering, Mechanical Engineering, or related field and 9+ years of System/Package Design/Technology Engineering or related work experience.
  • PhD in Chemical Engineering, Electrical Engineering, Mechanical Engineering, or related field and 8+ year of System/Package Design/Technology Engineering or related work experience.


Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).



EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.



Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.



Pay range and Other Compensation & Benefits:

  • $256,600.00 - $385,000.00


The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer - and you can review more details about our US benefits at this link.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Leader, Electrical & Optical Systems Engineer
Senior Leader, Electrical & Optical Systems Engineer

Nutanix • San Diego (CA)

On-site
USD 250,000 - 375,000
High-speed Electrical/Optical Post-Silicon Engineer San Diego, California, United States of America ASICS Engineering
High-speed Electrical/Optical Post-Silicon Engineer San Diego, California, United States of America ASICS Engineering

Qualcomm • San Diego (CA), Northern (KY)

On-site
USD 192,000 - 288,000
Packaging SIPI Engineer, Principal Engineer
Packaging SIPI Engineer, Principal Engineer

Qualcomm • San Diego (CA)

On-site
USD 202,000 - 302,000
Packaging SIPI Engineer, Principal Engineer
Packaging SIPI Engineer, Principal Engineer

Nutanix • San Diego (CA)

On-site
USD 202,000 - 302,000
High-speed Electrical/Optical Post-Silicon Engineer
High-speed Electrical/Optical Post-Silicon Engineer

Nutanix • San Diego (CA)

On-site
USD 192,000 - 288,000
Sr. Staff Hardware Design Engineer, SoC/SIP
Sr. Staff Hardware Design Engineer, SoC/SIP

Qualcomm • San Diego (CA)

On-site
USD 162,600 - 244,000
High-speed Electrical/Optical Post-Silicon Engineer
High-speed Electrical/Optical Post-Silicon Engineer

Qualcomm • San Diego (CA)

On-site
USD 192,000 - 288,000
Discretionary bonus
RSU grants
Competitive benefits package
Packaging SIPI Engineer, Principal Engineer San Diego, California, United States of America Packaging Engineering
Packaging SIPI Engineer, Principal Engineer San Diego, California, United States of America Packaging Engineering

Qualcomm • San Diego (CA)

On-site
USD 202,000 - 302,000
SIPI Engineer, Sr.
SIPI Engineer, Sr.

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 134,000 - 201,000
Principal Engineer, Signal and Power Integrity San Diego, California, United States of America Packaging Engineering
Principal Engineer, Signal and Power Integrity San Diego, California, United States of America Packaging Engineering

Qualcomm • San Diego (CA), Northern (KY)

Hybrid
USD 202,000 - 302,000