Senior IC Packaging Development Engineer

NVIDIA

Santa Clara (CA)

On-site

USD 216,000 - 345,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

NVIDIA in Santa Clara, CA is seeking an experienced engineer to lead rapid IC packaging development for FA and NPI, coordinating with internal teams and external foundries to meet tight turnaround, reliability, and chip–package interaction goals.

This role requires 12+ years in IC packaging, deep flip-chip and 2.5D/3D packaging knowledge, and hands-on use of Cadence Allegro Package Designer; strong FA tooling skills (SEM, EDX, CSAM, X-ray) and cross‑functional collaboration.

Qualifications

  • B.S., M.S., or Ph.D. in a materials science, mechanical, electrical, physics or related semiconductor field.
  • Deep packaging expertise in flip-chip, 2.5D/3D packaging, wire bonding, and advanced substrate architectures.
  • 12+ years hands-on experience in IC packaging development and/or NPI.
  • Experience with IC package EDA software (Cadence Allegro Package Designer) and FEM tools (ANSYS/ABAQUS).
  • FA tooling proficiency: SEM, EDX, CSAM, X-Ray, and LIT.

Responsibilities

  • Drive the process, mechanical, thermal, and material evaluation of the latest IC packages.
  • Manage rapid prototyping builds, package stack-ups, and assembly processes for FA and NPI use cases.
  • Coordinate comprehensive physical and electrical failure analysis on prototype builds, reliability-tested components to determine root causes.
  • Collaborate with IC & Package design teams, process & product engineering; coordinate with foundries and OSAT partners to develop and test required processes, tooling, and workflows.

Skills

IC packaging
NPI experience
Failure analysis
Cross-functional

Education

B.S./M.S./Ph.D. in related semiconductor field

Tools

Cadence Allegro Package Designer; ANSYS; ABAQUS; SEM; EDX; CSAM; X-Ray; LIT

Job description

We are looking for an experienced Engineerwho will lead the development of rapid IC packaging of individual die, to enable Failure Analysis and NPI tasks ahead of high-volume manufacturing. This will include planning &drivingrelated R&D with multiple internal and external partners and you will be responsible for establishing advanced packaging processes needed to meet our NPI goals regarding packaging turn‑around‑time, reliability, and chip-package interaction. Prior knowledge of Package related Failure Analysis is beneficial.

What you will be doing:
  • Package Development & Prototyping: Drive the process, mechanical, thermal, and material evaluation of the latest IC packages. Manage rapid prototyping builds, package stack-ups, and assembly processes to bring new packaging architectures from concept to small volume for FA and NPI use cases.
  • Material Characterization: Pioneer new packaging & die-level processing methodologies and evaluate innovative packaging materials (e.g., molding compounds, substrates, adhesives).
  • Failure Analysis & Debug: Coordinate comprehensive physical and electrical failure analysis on prototype builds, reliability‑tested components to determine root causes of failures.
  • Multi-functional Collaboration: You’ll be embedded into the IC Failure Analysis team and collaborate with IC & Package design teams, process & product engineering. Collaborate with foundries and OSAT (Outsourced Semiconductor Assembly and Test) partners to develop & test the required processes, tooling, and workflows.
What we need to see:
  • B.S., M.S., or Ph.D., or equivalent experience in Materials Science, Mechanical Engineering, Electrical Engineering, Physics, or a related semiconductor field.
  • Packaging Expertise: Deep understanding of flip‑chip, 2.5D/3D packaging, wire bonding, and advanced substrate architectures.
  • Experience: 12+ years of hands‑on experience in IC packaging development and/or package design, NPI (New Product Introduction).
  • Design & Simulation Tools: Familiarity with IC package EDA software (e.g., Cadence Allegro Package Designer) and Finite Element Modeling (FEM) tools like ANSYS or ABAQUS is a strong plus.
  • FA Tooling Proficiency: At a minimum, you’ll need basic understanding of advanced packaging related FA techniques and equipment, such as SEM, EDX, CSAM, X‑Ray, and LIT.

With competitive salaries and a generous benefits package, we are widely considered to be one of the technology world’s most desirable employers; we have some of the most forward‑thinking and hardworking people in the world working for us and, due to unparalleled growth, best‑in‑class teams are rapidly growing. If you’re creative and autonomous with a real passion for your work, we want to hear from you!

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD – 270,250 USD for Level 5, and 216,000 USD – 345,000 USD for Level 6.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until July 19, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior IC Packaging Development Engineer
Senior IC Packaging Development Engineer

Nvidia Corporation • Santa Clara (CA)

On-site
USD 168,000 - 345,000
Equity
Benefits
Senior Packaging Technical Engineer - Hardware
Senior Packaging Technical Engineer - Hardware

Nvidia Corporation in • Santa Clara (CA)

On-site
USD 168,000 - 322,000
Equity
Senior Packaging Technical Engineer - Hardware
Senior Packaging Technical Engineer - Hardware

2100 NVIDIA USA • California (MO)

On-site
USD 168,000 - 322,000
Package Design Methodology Engineer
Package Design Methodology Engineer

NVIDIA • Austin (TX)

On-site
USD 136,000 - 265,000
Equity
Benefits package
Package Design Methodology Engineer
Package Design Methodology Engineer

NVIDIA • California (MO)

On-site
USD 136,000 - 265,000
Equity
Benefits package
Package Design Methodology Engineer
Package Design Methodology Engineer

NVIDIA AI • Santa Clara (CA)

On-site
USD 136,000 - 265,000
Equity
Benefits package
Competitive salaries
Senior Packaging Technical Engineer - Hardware
Senior Packaging Technical Engineer - Hardware

NVIDIA Gruppe • California (MO)

On-site
USD 168,000 - 322,000
Senior Packaging Technical Engineer - Hardware
Senior Packaging Technical Engineer - Hardware

NVIDIA • California (MO)

On-site
USD 168,000 - 322,000
Equity
Benefits
Senior System and Manufacturing CoDesign Architect - Power, Thermal and Packaging
Senior System and Manufacturing CoDesign Architect - Power, Thermal and Packaging

Nvidia Corporation in • Santa Clara (CA)

Hybrid
USD 196,000 - 368,000
Equity
Benefits package
Senior Signal Integrity Engineer – LPU Packaging
Senior Signal Integrity Engineer – LPU Packaging

NVIDIA AI • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Equity