Senior FPGA / RTL Design Engineer - Signal Processing

Silvus

Los Angeles (CA)

Hybrid

USD 125,000 - 195,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Silvus Technologies is seeking a Senior FPGA Design Engineer in Los Angeles, CA, to work on advanced communications systems. You will be involved in designing signal processing algorithms and supporting our development teams. This role requires at least 6 years of experience in FPGA design and a Bachelor's degree in Engineering.

The position is hybrid, with a minimum of 3 days onsite expected. Compensation ranges from $125,000 to $195,000 based on experience and qualifications.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Science, or related fields.
  • 6 years of FPGA design experience or equivalent.
  • Experience with high-utilization FPGA designs.

Responsibilities

  • Digital design architecting for wireless communication projects.
  • RTL coding and hardware verification.
  • Provide support to RF and Software Engineering teams.

Skills

FPGA design experience
Digital signal processing
Fixed-point binary arithmetic
Experience with Xilinx FPGAs
MATLAB experience

Education

Bachelor of Science in Electrical Engineering or related fields

Tools

Vivado IDE

Job description

THE COMPANY

Silvus Technologies, a leading provider of advanced MANET and MIMO communications systems, is reshaping mesh network technology for mission‑critical applications – on the ground, in the air and at sea. Its battle‑proven StreamCaster family of MANET radios and proprietary MN‑MIMO waveform provides the vital communications link for defense, law enforcement and public safety agencies around the world, and in the toughest operational environments.

With deep roots in DARPA research, Silvus Technologies develops world‑class advanced communications technologies that are reshaping the tactical communications landscape. From pure line‑of‑sight to extreme non‑line‑of‑sight, Silvus radios form a self‑healing, self‑forming mesh network, enabling secure and reliable connectivity, including video and high‑bandwidth data.

Silvus Technologies is a wholly owned subsidiary of Motorola Solutions, Inc.

THE OPPORTUNITY

Silvus is seeking a Senior FPGA Design Engineer‑ Signal Processing reporting to the Director of FPGA Engineering on the FPGA Engineering team. The successful individual in this role will participate in all aspects of the research and development process from concept to field deployment. FPGA Design Engineers are responsible for the efficient implementation of novel signal processing algorithms for Silvus' MIMO wireless networking products. In addition, they participate in the support and development of FPGA‑based designs for our advanced wireless systems R&D. These are exciting projects targeted to address challenging real‑world communication needs.

This position is based at Silvus Technologies’ headquarters in the heart of vibrant West Los Angeles, CA, and is on a hybrid schedule. A minimum of 3 days onsite per week is expected. On‑site days are Mondays, Wednesdays, and Thursdays.

The following is a list of at least some of the current essential job functions of the position. Management may assign or reassign duties and responsibilities at any time at its discretion.

ROLE AND RESPONSIBILITIES
  • Digital design architecting for wireless communication projects.
  • Fixed‑point design of signal processing blocks while working with systems engineers.
  • RTL coding, simulation, and test bench development.
  • FPGA synthesis and timing closure.
  • Hardware verification and troubleshooting; familiarity with logic analyzers.
  • Provide support to the RF and Software Engineering teams.
  • Perform other related duties of which the above are representative.
REQUIRED QUALIFICATIONS
  • Bachelor of Science degree in Electrical Engineering, Computer Science, or related fields.
  • Minimum 6 years of demonstrated experience in FPGA design; OR 4 years of FPGA design experience with a Master of Science degree; OR 2 years of FPGA design experience with a PhD degree.
  • Demonstrated experience with fixed‑point binary arithmetic and digital signal processing designs.
  • Proven expertise working with multiple clock‑domain, high‑utilization FPGA designs.
  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE.
  • Must be U.S. Person (U.S. Citizen, or Permanent Resident) due to clients under U.S. federal contracts.
  • All employment is contingent upon the successful clearance of a background check and drug test.
PREFERRED KNOWLEDGE, SKILLS, AND ABILITIES
  • Master of Science degree in Electrical Engineering (MSEE).
  • Experience using MATLAB.
  • Experience with communication systems on FPGA or ASIC designs.
WORKING CONDITIONS AND PHYSICAL REQUIREMENTS
  • Office environment.
  • Occasional exposure to heat, cold, and allergens while performing tests or demonstrations in the field.
  • While performing the duties of this job, the employee is required to do the following:
  • Lift equipment up to 20 lbs. for the set‑up of demonstrations and testing.
  • Perform bending and reaching movements to place items on lower and higher shelves.
  • Kneeling or squatting to access lower shelves.
  • Walking/Moving in the labs.
COMPENSATION

Consistent with Motorola Solutions values and applicable law, we provide the following information to promote pay transparency and equity. Pay within this range varies and depends on job‑related knowledge, skills, and experience. The actual offer will be based on the individual candidate.

CA Pay Range: $125,000 – $195,000 USD

NOTE

As a US Federal Contractor, Silvus Technologies requires that ALL candidates being considered for employment for any position (regardless of level) MUST be a U.S. Person (permanent resident or citizen). Stricter U.S. Citizen ONLY requirements (needed for some Engineering or R&D roles) will be included in the Required Qualifications section of the posted position. This does NOT apply to international positions; only job postings for positions located in the US.

EEO STATEMENT

Motorola Solutions is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion or belief, sex, sexual orientation, gender identity, national origin, disability, veteran status or any other legally‑protected characteristic.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior FPGA / RTL Design Engineer - Signal Processing
Senior FPGA / RTL Design Engineer - Signal Processing

Silvus • Irvine (CA)

Hybrid
USD 125,000 - 195,000
Senior FPGA / RTL Design Engineer - Signal Processing
Senior FPGA / RTL Design Engineer - Signal Processing

Motorola Solutions • Irvine (CA)

On-site
USD 125,000 - 195,000
Incentive bonus plans
Medical, dental, and vision benefits
401(k) with company match
+2
Senior FPGA / RTL Design Engineer - Signal Processing
Senior FPGA / RTL Design Engineer - Signal Processing

Silvus Technologies • Los Angeles (CA)

On-site
USD 125,000 - 195,000
FPGA Design Engineer
FPGA Design Engineer

Silvus Technologies • Irvine (CA)

On-site
USD 100,000 - 140,000
FPGA Design Engineer
FPGA Design Engineer

Silvus • Irvine (CA)

On-site
USD 100,000 - 140,000
Senior FPGA Design Architect - Wireless MIMO Systems
Senior FPGA Design Architect - Wireless MIMO Systems

Silvus Technologies • Irvine (CA)

On-site
FPGA Design Engineer
FPGA Design Engineer

Silvus • Los Angeles (CA)

Hybrid
USD 100,000 - 140,000
Principal FPGA / RTL Design Engineer - Signal Processing
Principal FPGA / RTL Design Engineer - Signal Processing

Silvus Technologies • Los Angeles (CA)

Hybrid
USD 175,000 - 225,000
Incentive Bonus Plans
Medical, Dental, Vision benefits
401K with Company Match
+3
Senior Electronics Design Engineer
Senior Electronics Design Engineer

Silvus • Los Angeles (CA)

Hybrid
USD 120,000 - 180,000
Principal FPGA / RTL Design Engineer - Signal Processing
Principal FPGA / RTL Design Engineer - Signal Processing

Silvus • Irvine (CA)

On-site
USD 165,000 - 250,000